Patents Examined by Hyun Nam
-
Patent number: 11714776Abstract: A system-on-chip (SoC) may be configured to enable a Multi-Chip Daisy Chain Topology using peripheral component interface express (PCIe). The SoC may include a processor, a local memory, a root complex operably connected to the processor and the local memory, and a multi-function endpoint controller. The root complex may obtain forwarding information to configure routing of transactions to one or more PCIe endpoint functions or to the local memory. The root complex may initialize, based on the forwarding information, access between a host and the one or more PCIe endpoint functions. The multi-function endpoint controller may obtain a descriptor and endpoint information to configure outbound portals for transactions to at least one remote host. The multi-function endpoint controller may establish a communication path between the host and a function out of a plurality of functions.Type: GrantFiled: December 29, 2021Date of Patent: August 1, 2023Assignee: Texas Instmments IncorporatedInventors: Kishon Vijay Abraham Israel Vijayponraj, Sriramakrishnan Govindarajan, Mihir Narendra Mody
-
Patent number: 11709778Abstract: A streaming engine employed in a digital data processor specifies a fixed read only data stream defined by plural nested loops. An address generator produces address of data elements. A steam head register stores data elements next to be supplied to functional units for use as operands. The streaming engine stores an early address of next to be fetched data elements and a late address of a data element in the stream head register for each of the nested loops. The streaming engine stores an early loop counts of next to be fetched data elements and a late loop counts of a data element in the stream head register for each of the nested loops.Type: GrantFiled: June 30, 2020Date of Patent: July 25, 2023Assignee: Texas Instmments IncorporatedInventors: Joseph Zbiciak, Timothy D. Anderson
-
Patent number: 11704266Abstract: A control method and device for bidirectional communication are provided. A handshake between the master and slave communication units is realized by sending the training sequence. The master communication unit is controlled to obtain control information from the ECU. The control information is packaged into the custom package, and the custom package is encoded. The master communication unit is controlled to send the custom package to the slave communication unit. The slave communication unit decodes, verifies and corrects the custom package. The slave communication unit feeds back the correct message to the master communication unit if the custom package is verified to be correct, else feeds back the error message to the master communication unit. The master communication unit resends the custom package to the slave communication unit if it receives the error information or does not receive any feedback information within the preset time period.Type: GrantFiled: August 27, 2021Date of Patent: July 18, 2023Assignee: SHENZHEN LONTIUM SEMICONDUCTOR TECHNOLOGY CO., LTD.Inventors: Xinrun Xing, Shengquan Hu, Shenghui Bao, Jin Su, Lei Li
-
Patent number: 11687339Abstract: The present disclosure provides a data processing method and an apparatus and a related product. The products include a control module including an instruction caching unit, an instruction processing unit, and a storage queue unit. The instruction caching unit is configured to store computation instructions associated with an artificial neural network operation; the instruction processing unit is configured to parse the computation instructions to obtain a plurality of operation instructions; and the storage queue unit is configured to store an instruction queue, where the instruction queue includes a plurality of operation instructions or computation instructions to be executed in the sequence of the queue. By utilizing the above-mentioned method, the present disclosure can improve the operation efficiency of related products when performing operations of a neural network model.Type: GrantFiled: May 21, 2021Date of Patent: June 27, 2023Assignee: CAMBRICON TECHNOLOGIES CORPORATION LIMITEDInventors: Shaoli Liu, Bingrui Wang, Zhen Li, Jun Liang
-
Patent number: 11687337Abstract: A method for operation of a processor core is provided. A rejected first load instruction is received that has been rejected due to a false load-hit-store detection against a first store instruction. A warning label is generated on a basis of the false load-hit-store detection. The warning label is added to the received first load instruction to create a labeled first load instruction. The labeled first load instruction is issued such that the warning label causes the labeled first load instruction to bypass the first store instruction in the store reorder queue and thereby avoid another false load-hit-store detection against the first store instruction. A computer system and a processor core configured to operate according to the method are also disclosed herein.Type: GrantFiled: August 20, 2021Date of Patent: June 27, 2023Assignee: International Business Machines CorporationInventors: Bryan Lloyd, Brian Chen, Kimberly M. Fernsler
-
Patent number: 11687471Abstract: A method is described. The method includes executing solid state drive program code from system memory of a computing system to perform any/all of garbage collection, wear leveling and logical block address to physical block address translation routines for a solid state drive that is coupled to a computing system that the system memory is a component of.Type: GrantFiled: March 27, 2020Date of Patent: June 27, 2023Assignee: SK Hynix NAND Product Solutions Corp.Inventors: Joseph D. Tarango, Randal Eike, Michael Allison, Eric Hoffman
-
Patent number: 11687338Abstract: The technology disclosed herein provides a method including determining one or more dedicated computations storage programs (CSPs) used in a target market for a computational storage device, storing the dedicated CSPs in one or more pre-programmed computing instruction set (CIS) slots in the computational storage device, translating one or more instructions of the dedicated CSPs for processing using a native processor, loading one or more instructions of programmable CSPs to a CSP processor implemented within an application specific integrated circuit (ASIC) of the computational storage device, and processing the one or more instructions of the programmable CSPs using the CSP processor.Type: GrantFiled: April 30, 2021Date of Patent: June 27, 2023Assignee: SEAGATE TECHNOLOGY LLCInventor: Marc Tim Jones
-
Patent number: 11675599Abstract: An information handling system may include a processor, one or more accelerators communicatively coupled to the processor, and a management controller communicatively coupled to the processor and the one or more accelerators and configured for out-of-band management of the information handling system, the management controller further configured to receive information regarding the one or more accelerators, determine a criticality factor for each of the one or more accelerators based on the information, determine an accelerator health status for each of the one or more accelerators, and determine an overall system health of the information handling system based on the criticality factors and the accelerator health statuses.Type: GrantFiled: August 4, 2020Date of Patent: June 13, 2023Assignee: Dell Products L.P.Inventors: Chitrak Gupta, Rama Rao Bisa, John R. Palmer
-
Patent number: 11675590Abstract: Disclosed embodiments relate to systems and methods for performing instructions to transform matrices into a row-interleaved format. In one example, a processor includes fetch and decode circuitry to fetch and decode an instruction having fields to specify an opcode and locations of source and destination matrices, wherein the opcode indicates that the processor is to transform the specified source matrix into the specified destination matrix having the row-interleaved format; and execution circuitry to respond to the decoded instruction by transforming the specified source matrix into the specified RowInt-formatted destination matrix by interleaving J elements of each J-element sub-column of the specified source matrix in either row-major or column-major order into a K-wide submatrix of the specified destination matrix, the K-wide submatrix having K columns and enough rows to hold the J elements.Type: GrantFiled: July 15, 2022Date of Patent: June 13, 2023Assignee: Intel CorporationInventors: Raanan Sade, Robert Valentine, Bret Toll, Christopher J. Hughes, Alexander F. Heinecke, Elmoustapha Ould-Ahmed-Vall, Mark J. Charney
-
Patent number: 11650818Abstract: A processor includes an execution unit and a processing logic operatively coupled to the execution unit, the processing logic to: enter a first execution state and transition to a second execution state responsive to executing a control transfer instruction. Responsive to executing a target instruction of the control transfer instruction, the processing logic further transitions to the first execution state responsive to the target instruction being a control transfer termination instruction of a mode identical to a mode of the processing logic following the execution of the control transfer instruction; and raises an execution exception responsive to the target instruction being a control transfer termination instruction of a mode different than the mode of the processing logic following the execution of the control transfer instruction.Type: GrantFiled: August 17, 2021Date of Patent: May 16, 2023Assignee: Intel CorporationInventors: Vedvyas Shanbhogue, Jason W. Brandt, Ravi L. Sahita, Xiaoning Li
-
Patent number: 11652718Abstract: A semiconductor device and an operating method thereof are provided. An operating method of a semiconductor device, includes monitoring a plurality of request packets and a plurality of response packets that are being transmitted between a master device and a slave device; detecting a target request packet that matches desired identification (ID) information from among the plurality of request packets; counting the number of events of a transaction including the target request packet by using an event counter; counting the number of request packets whose corresponding response packets are yet to be detected, from among the plurality of request packets by using a Multiple Outstanding (MO) counter; determining whether an MO count value of the MO counter is valid; and if the MO count value is invalid, resetting the event counter.Type: GrantFiled: May 13, 2022Date of Patent: May 16, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae Geun Yun, Seong Min Jo, Yun Kyo Cho, Byeong Jin Kim, Dong Soo Kang, Nak Hee Seong
-
Patent number: 11640319Abstract: A task processing method, an electronic device and a storage medium, which relate to the field of artificial intelligence, such as intelligent voices, artificial intelligence chips, or the like, are disclosed. The method may include: for to-be-executed tasks, in at least one round of processing, performing the following operations: in response to determining that one or more high-priority tasks exist in the to-be-executed tasks, calling the one or more high-priority tasks to process audio data cached in a memory; and after execution of the one or more high-priority tasks is completed, and in response to determining that one or more low-priority task exist in the to-be-executed tasks, calling the one or more low-priority tasks to process the audio data.Type: GrantFiled: September 15, 2022Date of Patent: May 2, 2023Assignee: BEIJING BAIDU NETCOM SCIENCE TECHNOLOGY CO., LTD.Inventors: Gang Ji, Chao Tian, Lei Jia
-
Patent number: 11635967Abstract: An array processor includes processor element arrays distributed in rows and columns. The processor element arrays perform operations on parameter values. The array processor also includes memory interfaces that broadcast sets of the parameter values to mutually exclusive subsets of the rows and columns of the processor element arrays. In some cases, the array processor includes single-instruction-multiple-data (SIMD) units including subsets of the processor element arrays in corresponding rows, workgroup processors (WGPs) including subsets of the SIMD units, and a memory fabric configured to interconnect with an external memory that stores the parameter values. The memory interfaces broadcast the parameter values to the SIMD units that include the processor element arrays in rows associated with the memory interfaces and columns of processor element arrays that are implemented across the SIMD units in the WGPs. The memory interfaces access the parameter values from the external memory via the memory fabric.Type: GrantFiled: September 25, 2020Date of Patent: April 25, 2023Assignee: Advanced Micro Devices, Inc.Inventors: Sateesh Lagudu, Allen H. Rush, Michael Mantor, Arun Vaidyanathan Ananthanarayan, Prasad Nagabhushanamgari, Maxim V. Kazakov
-
Patent number: 11630691Abstract: Disclosed embodiments relate to an improved memory system architecture for multi-threaded processors. In one example, a system includes a system comprising a multi-threaded processor core (MTPC), the MTPC comprising: P pipelines, each to concurrently process T threads; a crossbar to communicatively couple the P pipelines; a memory for use by the P pipelines, a scheduler to optimize reduction operations by assigning multiple threads to generate results of commutative arithmetic operations, and then accumulate the generated results, and a memory controller (MC) to connect with external storage and other MTPCs, the MC further comprising at least one optimization selected from: an instruction set architecture including a dual-memory operation; a direct memory access (DMA) engine; a buffer to store multiple pending instruction cache requests; multiple channels across which to stripe memory requests; and a shadow-tag coherency management unit.Type: GrantFiled: August 24, 2021Date of Patent: April 18, 2023Assignee: Intel CorporationInventors: Robert Pawlowski, Ankit More, Jason M. Howard, Joshua B. Fryman, Tina C. Zhong, Shaden Smith, Sowmya Pitchaimoorthy, Samkit Jain, Vincent Cave, Sriram Aananthakrishnan, Bharadwaj Krishnamurthy
-
Patent number: 11630668Abstract: A processor including a pointer storage that stores pointer descriptors each including addressing information, an arithmetic logic unit (ALU) configured to execute an instruction which includes operand indexes each identifying a corresponding pointer descriptor, multiple address generation units (AGUs), each configured to translate addressing information from a corresponding pointer descriptors into memory addresses for accessing corresponding operands stored in a memory, and a smart cache. The smart cache includes a cache storage, and uses the memory addresses from the AGUs to retrieve and store operands from the memory into the cache storage, and to provide the stored operands to the ALU when executing the instruction. The smart cache replaces a register file used by a conventional processor for retrieving and storing operand information. The pointer operands include post-update capability that reduces instruction fetches. Wasted memory cycles associated with cache speculation are avoided.Type: GrantFiled: November 18, 2021Date of Patent: April 18, 2023Assignee: NXP B.V.Inventors: Kevin Bruce Traylor, Jayakrishnan Cheriyath Mundarath, Michael Andrew Fischer
-
Patent number: 11630790Abstract: An integrated circuit is provided, which includes: a processor, a general interrupt controller, and a bus master. The bus master includes: a bus-control circuit and a polling circuit, which is configured to detect whether an interrupt signal of the sensing device is asserted. In response to the polling circuit detecting that the interrupt signal is asserted, the bus-control circuits fetches each task stored in a task queue of a memory in sequence, and performs one or more data-transfer operations corresponding to each task to obtain sensor data from the sensing device. In response to a task-completion signal of the tasks generated by the bus-control circuit, the general interrupt controller generates an interrupt request signal. In response to the interrupt request signal, the processor reports a sensor event using the sensor data obtained by the data-transfer operations corresponding to each task.Type: GrantFiled: February 8, 2022Date of Patent: April 18, 2023Assignee: MEDIATEK SINGAPORE PTE. LTD.Inventors: Hui Zhang, Peng Zhou, Shi Ma, Fei Yin, Wulin Li
-
Patent number: 11625344Abstract: A data transmission system has a master circuit, a slave circuit, and a transmission control circuit. The slave circuit stores a plurality of data in a first format. The master circuit processes data in a second format to perform a corresponding function. The transmission control circuit is coupled to the master circuit and the slave circuit. The transmission control circuit accesses a first datum from the slave circuit according to a first access command of the master circuit, converts the first datum in the first format into a first application datum in the second format, and transmits the first application datum to the master circuit.Type: GrantFiled: June 4, 2021Date of Patent: April 11, 2023Assignee: Realtek Semiconductor Corp.Inventors: Kai-Ting Shr, Kuan-Hsing Lu
-
Patent number: 11614949Abstract: An integrated circuit comprises a processing unit configured for booting up with a set of boot instructions, then for determining the size of the instructions of an application programme and potentially rebooting on its own initiative, while being reconfigured, in order for it to execute the instructions of the application program. Only one boot memory is needed as a consequence.Type: GrantFiled: June 11, 2020Date of Patent: March 28, 2023Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics (Grand Ouest) SASInventors: Loic Pallardy, Ignazio Antonino Urzi, Jean-Francis Duret
-
Patent number: 11604755Abstract: Presented herein are improvement to computer system architecture. In one embodiment, a method includes reconfiguring system interconnect links disposed between a first central processing unit socket and a second central processing unit socket, disposed together on a single motherboard, as peripheral bus links; and transmitting electrical signals, via the peripheral bus links, and via a printed circuit board that bridges the second central processing unit socket, to at least one input/output functional block that is disposed on the single motherboard and that is selectively connectable to the second central processing unit socket.Type: GrantFiled: March 9, 2021Date of Patent: March 14, 2023Assignee: CISCO TECHNOLOGY, INC.Inventors: Jayaprakash Balachandran, Bidyut Kanti Sen, Kenny Lieu, Dattatri N. Mattur
-
Patent number: 11599490Abstract: A packet header is received from a host and written to a header queue. A direct memory access (DMA) descriptor is received from the host and written to a packet descriptor queue. The DMA descriptor points to packet data in a host memory. The packet data is fetched from host memory and the packet header and the packet data are provided to a network interface.Type: GrantFiled: March 6, 2018Date of Patent: March 7, 2023Assignee: Amazon Technologies, Inc.Inventors: Georgy Machulsky, Nafea Bshara, Netanel Israel Belgazal, Evgeny Schmeilin, Said Bshara