Patents Examined by Jay C Chang
-
Patent number: 11889715Abstract: A display substrate and a manufacturing method thereof, and a display device are provided. The display substrate includes a base substrate, a pixel drive layer, a light-emitting device, an encapsulation layer, a first insulation layer, and a covering layer. The base substrate includes a display region and a peripheral region, the peripheral region includes a first peripheral region and a second peripheral region. The first insulation layer is in the second peripheral region, and includes a first notch, a side edge of the first notch away from the display region overlaps with the edge of the base substrate. The covering layer is at least partially filled in the first notch, and an orthographic projection of the covering layer on the base substrate at least partially overlaps with an orthographic projection of the first notch on the base substrate.Type: GrantFiled: October 16, 2019Date of Patent: January 30, 2024Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Benlian Wang, Yingsong Xu, Weiyun Huang, Wen Tan
-
Patent number: 11889690Abstract: According to one embodiment, a semiconductor storage device includes a stacked structure in which a plurality of conductive layers is stacked in a stacking direction via an insulating layer, a plurality of pillars extending in the stacking direction in the stacked structure and including a memory cell formed at an intersection between at least a part of the plurality of conductive layers and at least a part of the plurality of pillars, a plurality of first contacts arranged in the stacked structure, each of the first contacts reaching a different depth in the stacked structure and being connected to a conductive layer in a different layer among the plurality of conductive layers, and a plurality of second contacts arranged in the stacked structure separately from the plurality of first contacts, each of the second contacts being connected to a conductive layer identical to the conductive layer to which corresponding one of the plurality of first contacts is connected.Type: GrantFiled: March 11, 2021Date of Patent: January 30, 2024Assignee: Kioxia CorporationInventor: Kenji Watanabe
-
Patent number: 11888095Abstract: The present invention relates to a process for manufacturing an optoelectronic device, wherein a layer of a formulation containing a silazane polymer and a wavelength converting material is applied to an optoelectronic device precursor, precured by exposure to radiation and then cured. There is further provided an optoelectronic device, preferably a light emitting device (LED) or a micro-light emitting device (micro-LED), which is prepared by said manufacturing process.Type: GrantFiled: October 10, 2018Date of Patent: January 30, 2024Assignee: MERCK PATENT GMBHInventors: Ralf Grottenmueller, Abraham Casas Garcia-Minguillan, Fumio Kita, Christoph Landmann, Fabian Blumenschein
-
Patent number: 11887865Abstract: A method and a system for manufacturing a semiconductor package structure are provided. The method includes: (a) measuring an amount of a molding powder; (b) controlling the amount of a molding powder; and (c) dispensing the molding powder on an assembly structure including a carrier and at least one semiconductor device disposed on the carrier.Type: GrantFiled: October 30, 2020Date of Patent: January 30, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Chenghan She
-
Patent number: 11887863Abstract: A semiconductor device has a substrate and a first component disposed over a first surface of the substrate. A connector is disposed over the first surface of the substrate. A first encapsulant is deposited over the first component while the connector remains outside of the first encapsulant. A shielding layer is formed over the first encapsulant while the connector remains outside of the shielding layer. A second component is disposed over a second surface of the substrate. A solder bump is disposed over the second surface of the substrate. A second encapsulant is deposited over the second surface of the substrate. An opening is formed through the second encapsulant to expose the solder bump. A solder ball is disposed in the opening. The solder ball and solder bump are reflowed to form a combined solder bump.Type: GrantFiled: September 7, 2021Date of Patent: January 30, 2024Assignee: STATS ChipPAC Pte. Ltd.Inventors: HunTeak Lee, Gwang Kim, Junho Ye
-
Patent number: 11888050Abstract: Embodiments of the disclosure provide a lateral bipolar transistor structure with inner and outer spacers, and related methods. A lateral bipolar transistor structure may have an emitter/collector (E/C) layer over an insulator. The E/C layer has a first doping type. A first base layer is on the insulator and adjacent the E/C layer. The first base layer has a second doping type opposite the first doping type. A second base layer is on the first base layer and having the second doping type. A dopant concentration of the second base layer is greater than a dopant concentration of the first base layer. An inner spacer is on the E/C layer and adjacent the second base layer. An outer spacer is on the E/C layer and adjacent the inner spacer.Type: GrantFiled: December 2, 2021Date of Patent: January 30, 2024Assignee: GlobalFoundries U.S. Inc.Inventors: John L. Lemon, Alexander M. Derrickson, Haiting Wang, Judson R. Holt
-
Patent number: 11881396Abstract: A deposition method of forming silicon oxide films collectively on a plurality of substrates in a processing container performs a plurality of execution cycles each of which includes: supplying a silicon material gas containing an organoamino-functionalized oligosiloxane compound into the processing container; and supplying an oxidizing gas into the processing container adjusted to a pressure of 1 Torr to 10 Torr (133 Pa to 1333 Pa).Type: GrantFiled: February 25, 2021Date of Patent: January 23, 2024Assignee: Tokyo Electron LimitedInventors: Koji Sasaki, Keisuke Suzuki, Tomoya Hasegawa
-
Patent number: 11870020Abstract: A display device may include a substrate. A first light emitting element is disposed on the substrate. A second light emitting element is disposed on the substrate and is positioned adjacent to the first light emitting element. A first encapsulation layer is disposed on the first light emitting element and the second light emitting element. A light path control layer is disposed on the first encapsulation layer. The light path control layer includes a first pattern overlapping the first light emitting element and having a first refractive index and a second pattern overlapping the second light emitting element and having a second refractive index that is greater than the first refractive index.Type: GrantFiled: October 21, 2020Date of Patent: January 9, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Ha Yeon Shin, Jong Woo Park, Dae Youn Cho, Young Tae Choi
-
Patent number: 11869964Abstract: A transistor device includes a semiconductor epitaxial layer structure including a channel layer and a barrier layer on the channel layer, wherein the barrier layer has a higher bandgap than the channel layer. A modified access region is provided at an upper surface of the barrier layer opposite the channel layer. The modified access region includes a material having a lower surface barrier height than the barrier layer. A source contact and a drain contact are formed on the barrier layer, and a gate contact is formed between source contact and the drain contact.Type: GrantFiled: May 20, 2021Date of Patent: January 9, 2024Assignee: Wolfspeed, Inc.Inventors: Kyoung-Keun Lee, Fabian Radulescu, Scott Sheppard
-
Patent number: 11862717Abstract: Embodiments of the disclosure provide a lateral bipolar transistor structure with a superlattice layer and methods to form the same. The bipolar transistor structure may have a semiconductor layer of a first single crystal semiconductor material over an insulator layer. The semiconductor layer includes an intrinsic base region having a first doping type. An emitter/collector (E/C) region may be adjacent the intrinsic base region and may have a second doping type opposite the first doping type. A superlattice layer is on the E/C region of the semiconductor layer. A raised E/C terminal, including a single crystal semiconductor material, is on the superlattice layer. The superlattice layer separates the E/C region from the raised E/C terminal.Type: GrantFiled: November 24, 2021Date of Patent: January 2, 2024Assignee: GlobalFoundries U.S. Inc.Inventors: Vibhor Jain, John J. Pekarik, Alvin J. Joseph, Alexander M. Derrickson, Judson R. Holt
-
Patent number: 11862577Abstract: Provided is a package structure, including a die, a plurality of through vias, an encapsulant, a plurality of first connectors, a warpage control material and a protection material. The plurality of through vias are disposed around the die. The encapsulant laterally encapsulate the die and the plurality of through vias. The plurality of first connectors are electrically connected to a first surface of the plurality of through vias. The warpage control material is disposed over a first surface of the die. The protection material is disposed over the encapsulant, around the plurality of first connectors and the warpage control material. A Young's modulus of the warpage control material is greater than a Young's modulus of the encapsulant, and the Young's modulus of the encapsulant is greater than a Young's modulus of the protection material.Type: GrantFiled: December 24, 2021Date of Patent: January 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Jan Pei, Ching-Hua Hsieh, Hsiu-Jen Lin, Wei-Yu Chen, Chia-Shen Cheng, Chih-Chiang Tsao, Jen-Jui Yu, Cheng-Shiuan Wong
-
Patent number: 11862708Abstract: A method includes forming a transistor, which includes forming a dummy gate stack over a semiconductor region, and forming an Inter-Layer Dielectric (ILD). The dummy gate stack is in the ILD, and the ILD covers a source/drain region in the semiconductor region. The method further includes removing the dummy gate stack to form a trench in the first ILD, forming a low-k gate spacer in the trench, forming a replacement gate dielectric extending into the trench, forming a metal layer to fill the trench, and performing a planarization to remove excess portions of the replacement gate dielectric and the metal layer to form a gate dielectric and a metal gate, respectively. A source region and a drain region are then formed on opposite sides of the metal gate.Type: GrantFiled: February 22, 2021Date of Patent: January 2, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kuo-Hua Pan, Je-Wei Hsu, Hua Feng Chen, Jyun-Ming Lin, Chen-Huang Peng, Min-Yann Hsieh, Java Wu
-
Patent number: 11854972Abstract: A memory device includes a word line, a bit line, an active region and a bit line contact structure. The word line is disposed in the substrate, and extends along a first direction. The bit line is disposed over the substrate, and extends along a second direction. The active region is disposed in the substrate, and extends along a third direction. The bit line contact structure is disposed between the active region and the bit line. A top view pattern of the bit line contact structure has a long axis. An angle between the extending direction of this long axis and the third direction is less than an angle between the extending direction of this long axis and the first direction, and is less than an angle between the extending direction of this long axis and the second direction.Type: GrantFiled: July 20, 2021Date of Patent: December 26, 2023Assignee: Winbond Electronics Corp.Inventors: Chia-Jung Chuang, Isao Tanaka, Yung-Wen Hung, Chao-Yi Huang
-
Patent number: 11855242Abstract: A light emitting device includes: a light emitting element; a wavelength conversion member including: a wavelength conversion portion arranged on or above an upper surface of the light emitting element, and a light-transmissive portion, wherein, in a plan view, the light-transmissive portion surrounds at least one or more lateral surfaces of the wavelength conversion portion; a sealing member comprising a lens portion that is arranged on or above an upper surface of the wavelength conversion member; and a light reflection member that surrounds one or more lateral surfaces of the wavelength conversion member. In a plan view, the wavelength conversion member is inside a perimeter of the lens portion.Type: GrantFiled: October 19, 2021Date of Patent: December 26, 2023Assignee: NICHIA CORPORATIONInventors: Akihiro Ota, Takuya Nagamoto
-
Patent number: 11854920Abstract: An embedded chip package according to an embodiment of the present application may include at least one chip and a frame surrounding the at least one chip, the chip having a terminal face and a back face separated by a height of the chip, the frame having a height equal to or larger than the height of the chip, wherein the gap between the chip and the frame is fully filled with a photosensitive polymer dielectric, the terminal face of the chip being coplanar with the frame, a first wiring layer being formed on the terminal face of the chip and a second wiring layer being formed on the back face of the chip.Type: GrantFiled: May 12, 2020Date of Patent: December 26, 2023Assignee: Zhuhai ACCESS Semiconductor Co., Ltd.Inventors: Xianming Chen, Jindong Feng, Benxia Huang, Lei Feng, Wenshi Wang
-
Patent number: 11855182Abstract: Embodiments of the present disclosure relate to a FinFET device having gate spacers with reduced capacitance and methods for forming the FinFET device. Particularly, the FinFET device according to the present disclosure includes gate spacers formed by two or more depositions. The gate spacers are formed by depositing first and second materials at different times of processing to reduce parasitic capacitance between gate structures and contacts introduced after epitaxy growth of source/drain regions.Type: GrantFiled: November 5, 2020Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen-Kai Lin, Bo-Yu Lai, Li Chun Te, Kai-Hsuan Lee, Sai-Hooi Yeong, Tien-I Bao, Wei-Ken Lin
-
Patent number: 11848240Abstract: A conductive gate over a semiconductor fin is cut into a first conductive gate and a second conductive gate. An oxide is removed from sidewalls of the first conductive gate and a dielectric material is applied to the sidewalls. Spacers adjacent to the conductive gate are removed to form voids, and the voids are capped with a dielectric material to form air spacers.Type: GrantFiled: December 7, 2020Date of Patent: December 19, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Uei Jang, Chen-Huang Huang, Ryan Chia-Jen Chen, Shiang-Bau Wang, Shu-Yuan Ku
-
Patent number: 11848323Abstract: A semiconductor device assembly includes a substrate and a die coupled to the substrate. The die includes a first contact pad electrically coupled to a first circuit on the die including at least one active circuit element, and a second contact pad electrically coupled to a second circuit on the die including only passive circuit elements. The substrate includes a substrate contact electrically coupled to both the first and second contact pads. The semiconductor device assembly can further include a second die including a third contact pad electrically coupled to a third circuit on the second die including at least a second active circuit element, and a fourth contact pad electrically coupled to a fourth circuit on the second die including only passive circuit elements. The substrate contact can be electrically coupled to the third contact pad and electrically disconnected from the fourth contact pad.Type: GrantFiled: February 18, 2021Date of Patent: December 19, 2023Assignee: Micron Technology, Inc.Inventors: James E. Davis, John B. Pusey, Zhiping Yin, Kevin G. Duesman
-
Patent number: 11848359Abstract: Methods are provided of selectively obtaining n-type and p-type regions from the same III-Nitride layer deposited on a substrate without using diffusion or ion-implantation techniques. The III-Nitride layer is co-doped simultaneously with n-type and p-type dopants, with p-type dopant concentration higher than n-type dopant to generate p-n junctions. The methods rely on obtaining activated p-type dopants only in selected regions to generate p-type layers, whereas the rest of the regions effectively behave as an n-type layer by having deactivated p-type dopant atoms.Type: GrantFiled: March 18, 2021Date of Patent: December 19, 2023Assignee: Ohio State Innovation FoundationInventors: Siddharth Rajan, Mohammad Wahidur Rahman, Hareesh Chandrasekar
-
Patent number: 11843078Abstract: The light emitting device includes: at least one light emitting element including a light-extracting surface and at least one lateral surface; a wavelength converting member including; a first upper surface and a second upper surface, a lower surface located at an opposite side from the first upper surface and the second upper surface, at least one first lateral surface connecting the second upper surface and the first upper surface, and at least one second lateral surface connecting the second upper surface and the lower surface, in which a thickness between the lower surface and the first upper surface is smaller than a thickness between the lower surface and the second upper surface, and the first upper surface is located at an opposite side from the light-extracting surface of a corresponding one of the at least one light emitting element, and the lower surface is located facing the light-extracting surface of the corresponding one of the at least one light emitting element; a covering member covering theType: GrantFiled: December 26, 2020Date of Patent: December 12, 2023Assignee: NICHIA CORPORATIONInventors: Shusaku Bando, Hirokazu Sasa