Patents Examined by Jesse Y Miyoshi
-
Patent number: 11963426Abstract: A display device includes a sensor having a detection electrode. An optical pattern layer is disposed directly on the sensor and includes a plurality of transmission portions and a light blocking portion. A display panel is disposed on the optical pattern layer. A minimum distance between the detection electrode and the light blocking portion is in a range of 1 micrometer-5 micrometers.Type: GrantFiled: June 18, 2020Date of Patent: April 16, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Dae-Young Lee, Gee-Bum Kim, Byung Han Yoo, Sangwoo Kim, Jungha Son, Taekyung Ahn, Yunjong Yeo, Kijune Lee, Jaeik Lim, Min Oh Choi, Chaungi Choi
-
Patent number: 11912564Abstract: A sensor package can include a substrate including a plurality of layers. The plurality of layers can include a first pair of layers and a second pair of layers different from the first pair of layers. The substrate can have a first side and a second side opposite the first side. The sensor package can include a transducer coupled to the second side of the substrate. The sensor package can include an inductor electrically coupled to the transducer. The inductor can be configured as a single layer trace on an inductor layer within the substrate and disposed between the first pair of layers within the substrate. The first pair of layers can be more distal from the second side of the substrate than the second pair of layers.Type: GrantFiled: July 31, 2020Date of Patent: February 27, 2024Assignee: Knowles Electronics, LLCInventors: Adam Ariffin, Donald Yochem
-
Patent number: 11908954Abstract: A semiconductor device includes an insulated gate bipolar transistor region and a diode region adjacent to each other, wherein the insulated gate bipolar transistor region includes base layers of a second conductive type provided on the first main surface side, emitter layers of the first conductive type selectively provided in a surface layer of the base layer on the first main surface side, multiple gate electrodes provided on the first main surface side of the semiconductor substrate, aligned in a first direction extending along the first main surface, and facing the emitter layer, the base layer, and the drift layer via a gate insulating film, carrier injection suppression layers of the first conductive type selectively provided in a surface layer of the base layer on the first main surface side and sandwiched by the base layers in the first direction.Type: GrantFiled: September 23, 2020Date of Patent: February 20, 2024Assignee: Mitsubishi Electric CorporationInventors: Takahiro Nakatani, Tetsuya Nitta, Kakeru Otsuka
-
Patent number: 11875990Abstract: Provided is a semiconductor device in which a first anode layer and a first contact layer are provided on a first main surface side in a diode region, and in which a second anode layer and a second contact layer are provided on the first main surface side in a boundary region. A concentration of impurities of a second conductive type of the second anode layer is lower than a concentration of impurities of the second conductive type of the first anode layer, or an occupied area ratio of the second contact layer with respect to the area where the emitter electrode is in contact with the semiconductor substrate in the boundary region is smaller than an occupied area ratio of the first contact layer with respect to the area where the emitter electrode is in contact with the semiconductor substrate in the diode region.Type: GrantFiled: April 26, 2021Date of Patent: January 16, 2024Assignee: Mitsubishi Electric CorporationInventors: Tetsuya Nitta, Munenori Ikeda, Shinya Soneda
-
Patent number: 11869985Abstract: A diode is proposed. The diode includes a semiconductor body having a first main surface and a second main surface opposite to the first main surface. The diode further includes an anode region and a cathode region. The anode region is arranged between the first main surface and the cathode region. An anode pad area is electrically connected to the anode region. The diode further includes a plurality of trenches extending into the semiconductor body from the first main surface. A first group of the plurality of trenches includes a first trench electrode. A second group of the plurality of trenches includes a second trench electrode. The first trench electrode is electrically coupled to the anode pad area via an anode wiring line and the second trench electrode.Type: GrantFiled: July 30, 2021Date of Patent: January 9, 2024Assignee: Infineon Technologies Austria AGInventors: Christian Philipp Sandow, Matteo Dainese, Viktoryia Lapidus
-
Patent number: 11854894Abstract: Integrated circuit cell architectures including both front-side and back-side structures. One or more of back-side implant, semiconductor deposition, dielectric deposition, metallization, film patterning, and wafer-level layer transfer is integrated with front-side processing. Such double-side processing may entail revealing a back side of structures fabricated from the front-side of a substrate. Host-donor substrate assemblies may be built-up to support and protect front-side structures during back-side processing. Front-side devices, such as FETs, may be modified and/or interconnected during back-side processing. Electrical test may be performed from front and back sides of a workpiece. Back-side devices, such as FETs, may be integrated with front-side devices to expand device functionality, improve performance, or increase device density.Type: GrantFiled: December 4, 2020Date of Patent: December 26, 2023Assignee: Intel CorporationInventors: Valluri R. Rao, Patrick Morrow, Rishabh Mehandru, Doug Ingerly, Kimin Jun, Kevin O'Brien, Paul Fischer, Szuya S. Liao, Bruce Block
-
Patent number: 11849594Abstract: A quantum dot emitting diode includes first and second electrodes facing each other; a quantum dot emitting material layer between the first and second electrodes; and an electron transporting layer including an electron transporting material and disposed between the quantum dot emitting material layer and the second electrode, wherein the electron transporting material includes a core of metal oxide and a shell of silica.Type: GrantFiled: September 12, 2018Date of Patent: December 19, 2023Assignee: LG DISPLAY CO., LTD.Inventors: Min-Jee Kim, Sung-Il Woo, Hye-Ock Choi, Ji-Yeon Kang
-
Patent number: 11843055Abstract: A transistor comprising threshold voltage control gates. The transistor also comprises active control gates adjacent opposing first sides of a channel region, the threshold voltage control gates adjacent opposing second sides of the channel region, and a dielectric region between the threshold voltage control gates and the channel region and between the active control gates and the channel region. A semiconductor device comprising memory cells comprising the transistor is also disclosed, as are systems comprising the memory cells, methods of forming the semiconductor device, and methods of operating a semiconductor device.Type: GrantFiled: October 8, 2019Date of Patent: December 12, 2023Assignee: Micron Technology, Inc.Inventors: Kamal M. Karda, Kirk D. Prall, Haitao Liu, Durai Vishak Nirmal Ramaswamy
-
Patent number: 11837459Abstract: A method includes providing a first semiconductor layer at a frontside of a structure; implanting first dopants of a first conductivity-type into the first semiconductor layer, resulting in a doped layer in the first semiconductor layer; forming a stack of semiconductor layers over the first semiconductor layer; patterning the stack of semiconductor layers and the first semiconductor layer into fins; forming an isolation structure adjacent to a lower portion of the fins; etching the stack of semiconductor layers to form a source/drain trench over the first semiconductor layer; forming a source/drain feature in the source/drain trench, wherein the source/drain feature is doped with second dopants of a second conductivity-type opposite to the first conductivity-type; forming a contact hole at a backside of the structure, wherein the contact hole exposes the doped layer in the first semiconductor layer; and forming a first contact structure in the contact hole.Type: GrantFiled: August 31, 2021Date of Patent: December 5, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih Chieh Yeh, Ming-Shuan Li, Chih-Hung Wang, Zi-Ang Su
-
Patent number: 11839096Abstract: An organic sensor includes a first electrode, a second electrode, an organic active layer between the first electrode and the second electrode, and a protective layer between the organic active layer and the second electrode. Capacitance provided of the first electrode, the protective layer, and the second electrode is less than or equal to about 2×10?10 F.Type: GrantFiled: November 25, 2019Date of Patent: December 5, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Sung Young Yun, Sung Jun Park, Chul Joon Heo, Kyung Bae Park, Gae Hwang Lee, Yong Wan Jin
-
Patent number: 11830872Abstract: A semiconductor device according to the present disclosure is an RC-IGBT in which an IGBT region 10 and a diode region 20 are provided adjacent to each other. The diode region 20 includes a p-type anode layer 25 provided on a first principal surface side of an n?-type drift layer 1, a p-type contact layer 24 provided on the first principal surface side of the p-type anode layer 25 and at a surface layer of a semiconductor substrate on the first principal surface side and connected with an emitter electrode 6, and an n+-type cathode layer 26 provided at a surface layer of the semiconductor substrate on a second principal surface side. The p-type contact layer 24 contains aluminum as p-type impurities, and the thickness of the p-type contact layer 24 is smaller than the thickness of an n+-type source layer 13 provided in the IGBT region 10.Type: GrantFiled: April 12, 2021Date of Patent: November 28, 2023Assignee: Mitsubishi Electric CorporationInventors: Kazuki Kudo, Hidenori Fujii, Tetsuo Takahashi
-
Patent number: 11807520Abstract: A semiconductor structure is provided. The semiconductor structure includes a first substrate, a semiconductor layer, a second substrate, and a eutectic sealing structure. The semiconductor layer is over the first substrate. The semiconductor layer has a cavity at least partially through the semiconductor layer. The second substrate is over the semiconductor layer. The second substrate has a through hole. The eutectic sealing structure is on the second substrate and covers the through hole. The eutectic sealing structure comprises a first metal layer and a second metal layer eutectically bonded on the first metal layer. A method for manufacturing a semiconductor structure is also provided.Type: GrantFiled: June 23, 2021Date of Patent: November 7, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yi-Chuan Teng, Ching-Kai Shen, Jung-Kuo Tu
-
Patent number: 11776955Abstract: A semiconductor device includes a semiconductor substrate having first and second surfaces, an insulated gate bipolar transistor (IGBT) and a diode formed on the semiconductor substrate, wherein the diode comprises a drift layer of a first conductivity type formed so as to have a first region on the first surface of the semiconductor substrate, a first body layer of a second conductivity type formed so as to have a second region adjacent to the first region at an upper portion of the drift layer, a first floating layer of the second conductivity type formed so as to have a third region adjacent to the first region at an upper portion of the drift layer, a first trench electrode formed in a region adjacent to the first floating layer at an upper portion of the drift layer, and a first control gate formed on top of the first region.Type: GrantFiled: April 15, 2021Date of Patent: October 3, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Nao Nagata
-
Patent number: 11751395Abstract: A vertical semiconductor device includes: a lower structure; a multi-layer stack structure including a source layer formed over the lower structure and gate electrodes formed over the source layer; a vertical structure penetrating the multi-layer stack structure and including a channel layer insulated from the source layer; a vertical source line spaced apart from the vertical structure to penetrate the multi-layer stack structure and contacting the source layer; and a horizontal source channel contact suitable for coupling the source layer and the channel layer and including a first conductive layer and a second conductive layer that include different dopants.Type: GrantFiled: January 3, 2022Date of Patent: September 5, 2023Assignee: SK hynix Inc.Inventors: In-Su Park, Jong-Gi Kim, Hai-Won Kim, Hoe-Min Jeong
-
Patent number: 11715781Abstract: A semiconductor device includes a substrate, two source/drain (S/D) regions over the substrate, a channel region between the two S/D regions and including a semiconductor material, a deposited capacitor material (DCM) layer over the channel region a dielectric layer over the DCM layer and a metallic gate electrode layer over the dielectric layer.Type: GrantFiled: February 26, 2020Date of Patent: August 1, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wang-Chun Huang, Ching-Wei Tsai, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 11705430Abstract: Disclosed are semiconductor packages and methods of manufacturing the same. The method of manufacturing a semiconductor package may include providing a carrier substrate having a trench formed on a first top surface of the carrier substrate, providing a first semiconductor chip on the carrier substrate, mounting at least one second semiconductor chip on a second top surface of the first semiconductor chip, coating a mold member to surround a first lateral surface of the first semiconductor chip and a second lateral surface of the at least one second semiconductor chip, and curing the mold member to form a mold layer. The trench may be provided along a first edge of the first semiconductor chip. The mold member may cover a second edge of a bottom surface the first semiconductor chip.Type: GrantFiled: February 24, 2021Date of Patent: July 18, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Taehyeong Kim, Young Lyong Kim, Geol Nam
-
Patent number: 11653499Abstract: A semiconductor device structure comprises stacked tiers each comprising at least one conductive structure and at least one insulating structure longitudinally adjacent the at least one conductive structure, at least one staircase structure having steps comprising lateral ends of the stacked tiers, and at least one opening extending through the stacked tiers and continuously across an entire length of the at least one staircase structure. The at least one conductive structure of each of the stacked tiers extends continuously from at least one of the steps of the at least one staircase structure and around the at least one opening to form at least one continuous conductive path extending completely across each of the stacked tiers. Additional semiconductor device structures, methods of forming semiconductor device structures, and electronic systems are also described.Type: GrantFiled: January 19, 2021Date of Patent: May 16, 2023Assignee: Micron Technology, Inc.Inventor: Eric N. Lee
-
Patent number: 11653492Abstract: A semiconductor device is disclosed. The semiconductor device includes a fin-based structure formed on a substrate. The semiconductor device includes a plurality of first nanosheets, vertically spaced apart from one another, that are formed on the substrate. The semiconductor device includes a first source/drain (S/D) region electrically coupled to a first end of the fin-based structure. The semiconductor device includes a second S/D region electrically coupled to both of a second end of the fin-based structure and a first end of the plurality of first nanosheets. The semiconductor device includes a third S/D region electrically coupled to a second end of the plurality of first nanosheets. The fin-based structure has a first crystal lattice direction and the plurality of first nano sheets have a second crystal lattice direction, which is different from the first crystal lattice direction.Type: GrantFiled: February 10, 2020Date of Patent: May 16, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING LIMITEDInventors: Meng-Sheng Chang, Chia-En Huang, Yih Wang
-
Patent number: 11651896Abstract: A capacitor structure is provided, which includes a contact layer, an insulating layer, a bottom conductive plate, a dielectric layer and a top conductive plate. The contact layer has first, second, third, fourth and fifth portions arranged from periphery to center. The insulating layer is disposed over the contact layer and has an opening exposing the contact layer. The bottom conductive plate is disposed in the opening and including first, second and third portions extending along a depth direction of the opening and separated from each other and in contact with the first, third and fifth portions of the contact layer, respectively. The dielectric layer is conformally disposed on the bottom conductive plate and in contact with the second and fourth portions of the contact layer. The top conductive plate is disposed on the dielectric layer. A method of manufacturing the capacitor is also provided.Type: GrantFiled: April 28, 2021Date of Patent: May 16, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chien-Chung Wang, Hsih-Yang Chiu
-
Patent number: 11653528Abstract: Provide is a light emitting device including a reflective layer including a phase modulation surface, a planarization layer disposed on the reflective layer, a first electrode disposed on the planarization layer, an organic emission layer disposed on the first electrode and configured to emit visible light that includes light of a first wavelength and light of a second wavelength that is shorter than the first wavelength, and a second electrode disposed on the organic emission layer, wherein the reflective layer and the second electrode form a micro cavity configured to resonate the light of the first wavelength, and wherein the planarization layer includes a light absorber configured to absorb the light of the second wavelength.Type: GrantFiled: December 4, 2020Date of Patent: May 16, 2023Assignee: SAMSUNG ELECTRONICS CO.. LTD.Inventors: Hyun Koo, Sunjin Song, Wonjae Joo, Sunghyun Han