Abstract: A hermetic package of the present invention includes a package base and a glass cover hermetically sealed with each other via a sealing material layer, wherein the package base includes a base part and a frame part formed on the base part, wherein the package base has an internal device housed within the frame part, wherein the sealing material layer is arranged between a top of the frame part of the package base and the glass cover, and wherein an end portion of the sealing material layer protrudes laterally in an arc shape in sectional view.
Abstract: A patterned epitaxial structure laser lift-off device, including a substrate, reshaping structures, a transmittance adjustment structure, a patterned epitaxial structure, gas transmission systems, an ultraviolet source, a lift-off chamber and a light entry window. The gas transmission systems are at two sides of the lift-off chamber; the light entry window is on the lift-off chamber; the ultraviolet source is above the outside of the light entry window; the patterned epitaxial structure is inside the lift-off chamber; the substrate is on the patterned epitaxial structure. The patterned epitaxial structure includes an epitaxial structure, a sapphire substrate, patterned structures, oblique interfaces and planar interfaces, several patterned structures being uniformly designed on the epitaxial structure, each of the patterned structures being a V-shaped groove structure formed by two oblique interfaces, two adjacent patterned structures being connected by means of a planar interface.
Abstract: The present disclosure, in some embodiments, relates to a method of forming an integrated chip structure. The method may be performed by forming a plurality of interconnect layers within a first interconnect structure disposed over an upper surface of a first semiconductor substrate. An edge trimming process is performed to remove parts of the first interconnect structure and the first semiconductor substrate along a perimeter of the first semiconductor substrate. The edge trimming process results in the first semiconductor substrate having a recessed surface coupled to the upper surface by way of an interior sidewall disposed directly over the first semiconductor substrate. A dielectric capping structure is formed onto a sidewall of the first interconnect structure after performing the edge trimming process.
Abstract: A semiconductor die includes a first semiconductor substrate; a first interconnect structure disposed on a front side of the first semiconductor substrate; a first through-substrate via (TSV) structure extending through the first semiconductor substrate; and a first fuse structure disposed between and electrically connecting the TSV structure and the first interconnect structure.
Type:
Grant
Filed:
September 10, 2021
Date of Patent:
January 2, 2024
Assignee:
Taiwan Semiconductor Manufacturing Company Limited
Abstract: Multi-die structures and methods of fabrication are described. In an embodiment, a multi-die structure includes a first die, a second die, and die-to-die routing connecting the first die to the second die. The die-to-die interconnection may be monolithically integrated as a chip-level die-to-die routing, or external package-level die-to-die routing.
Type:
Grant
Filed:
September 23, 2021
Date of Patent:
January 2, 2024
Assignee:
Apple Inc.
Inventors:
Sanjay Dabral, Jun Zhai, Jung-Cheng Yeh, Kunzhong Hu, Raymundo Camenforte, Thomas Hoffmann
Abstract: An image sensor having pixels that include two patterned semiconductor layers. The top patterned semiconductor layer contains the photoelectric elements of pixels having substantially 100% fill-factor. The bottom patterned semiconductor layer contains transistors for detecting, resetting, amplifying and transmitting signals charges received from the photoelectric elements. The top and bottom patterned semiconductor layers may be separated from each other by an interlayer insulating layer that may include metal interconnections for conducting signals between devices formed in the patterned semiconductor layers and from external devices.
Abstract: A three-dimensional device structure includes a die including a semiconductor substrate, an interconnect structure disposed on the semiconductor substrate, a through silicon via (TSV) structure that extends through the semiconductor substrate and electrically contacts a metal feature of the interconnect structure, and an integrated passive device (IPD) embedded in the semiconductor substrate and electrically connected to the TSV structure.
Type:
Grant
Filed:
August 26, 2021
Date of Patent:
December 26, 2023
Assignee:
Taiwan Semiconductor Manufacturing Company Limited
Abstract: A semiconductor memory device includes a substrate, a plurality of first conductive layers, a second conductive layer disposed at a position farther from or a position closer to the substrate than the plurality of first conductive layers, a first semiconductor column, a first electric charge accumulating film, a first wiring disposed at a position farther from or a position closer to the substrate than the plurality of first conductive layers and the second conductive layer, a first contact that is disposed between one end of the second conductive layer and the first semiconductor column and is electrically connected to the second conductive layer and the first wiring, and a second contact that is disposed between another end of the second conductive layer and the first semiconductor column and is electrically connected to the second conductive layer and the first wiring.
Abstract: Some embodiments relate to a method for forming a semiconductor structure, the method includes forming a first dielectric layer over a substrate. A first conductive wire is formed over the first dielectric layer. A spacer structure is formed over the first conductive wire. The spacer structure is disposed along sidewalls of the first conductive wire. A second dielectric layer is deposited over and around the first conductive wire. The spacer structure is spaced between the first conductive wire and the second dielectric layer. A removal process is performed on the spacer structure and the second dielectric layer. An upper surface of the spacer structure is disposed above an upper surface of the first conductive wire.
Abstract: A memory cell comprises channel material, charge-passage material, programmable material, a charge-blocking region, and a control gate. The programmable material comprises at least two regions comprising SiNx having a region comprising SiOy therebetween, where “x” is 0.5 to 3.0 and “y” is 1.0 to 3.0. Methods are disclosed.
Abstract: Embodiments of the present disclosure provide a stacking edge interconnect chiplet. In one embodiment, a semiconductor device is provided. The semiconductor device includes a first integrated circuit die comprising a first device layer having a first side and a second side opposite the first side, a first interconnect structure disposed on the first side of the first device layer, and a second interconnect structure disposed on the second side of the first device layer. The semiconductor device also includes a power line extending through the first device layer and in contact with the first interconnect structure and the second interconnect structure, and a second integrated circuit die disposed over the first integrated circuit die, the second integrated circuit die comprising a third interconnect structure in contact with the second interconnect structure of the first integrated circuit die.
Abstract: A system and method for creating layout for standard cells are described. In various implementations, a floating metal net in the metal zero layer of a standard cell is selected for conversion to a power rail. The metal zero layer is a lowest metal layer above the gate region of a transistor. A semiconductor process (or process) forms a power rail in a metal zero track reserved for power rails. The process forms another power rail in a metal zero track reserved for floating metal nets, and electrically shorts the two power rails using a local interconnect layer between the two power rails. The charging and discharging times of a source region physically connected to the two power rails decreases.
Type:
Grant
Filed:
October 4, 2021
Date of Patent:
December 19, 2023
Assignee:
Advanced Micro Devices, Inc.
Inventors:
Partha Pratim Ghosh, Pratap Kumar Das, Prasanth M
Abstract: A die includes a semiconductor substrate, a through-via penetrating through the semiconductor substrate, a seal ring overlying and connected to the through-via, and an electrical connector underlying the semiconductor substrate and electrically coupled to the seal ring through the through-via.
Abstract: Heterostructures containing one or more sheets of positive charge, or alternately stacked AlGaN barriers and AlGaN wells with specified thickness are provided. Also provided are multiple quantum well structures and p-type contacts. The heterostructures, the multiple quantum well structures and the p-type contacts can be used in light emitting devices and photodetectors.
Abstract: A transistor device includes a substrate, a semiconductor structure on the substrate, a metallization layer comprising a non-planar surface on a surface of the semiconductor structure, a non-planar encapsulation layer on the non-planar surface of the metallization layer, the non-planar encapsulation layer comprising a non-planar encapsulant surface that is opposite the non-planar surface, and a self-planarizing encapsulation layer on the non-planar encapsulation layer and comprising a planarized surface that is opposite the non-planar encapsulant surface.
Type:
Grant
Filed:
July 30, 2021
Date of Patent:
December 12, 2023
Assignee:
Wolfspeed, Inc.
Inventors:
Chris Hardiman, Daniel Namishia, Kyle Bothe, Elizabeth Keenan
Abstract: A mechanism is provided to secure integrated circuit devices that combines a high degree of security with a low overhead, both in area and cost, thereby making it appropriate for smaller, cheaper integrated circuits. A determination is made whether a device die is on a wafer or if the device die is incorporated into a package. Only if the device die is incorporated in a package can the functional logic of device die be activated, and then only if a challenge-response query is satisfied. In some embodiments, a random number generator is used during wafer testing to form a pair of numbers, along with a die identifier, that is unique for each device die. A final test is then performed in which the device die can be activated if the device die is incorporated in a package, and the die identifier—random number pair is authenticated.
Abstract: A display apparatus includes a substrate, a wire having an inner edge including first and second portions, a first insulating layer covering a portion of the substrate, and a second insulating layer. The portion of the substrate covered by the first insulating layer is closer to a center of the substrate than the wire, the first insulating layer covers a part of the first portion of the wire and a part of the second portion of the wire, and a first end of the first insulating layer is disposed on the wire. The second insulating layer covers the first insulating layer and has a second end disposed on the wire. A distance between the first end and the second end covering the first portion of the wire is different from a distance between the first end and the second end covering the second portion of the wire.
Type:
Grant
Filed:
April 25, 2022
Date of Patent:
November 28, 2023
Assignee:
SAMSUNG DISPLAY CO., LTD.
Inventors:
Kiwook Kim, Kwangmin Kim, Yangwan Kim, Jisu Na, Minwoo Byun
Abstract: In a method of manufacturing a semiconductor device, first to third active fins are formed on a substrate. Each of the first to third active fins extends in a first direction, and the second active fin, the first active fin, and the third active fin are disposed in this order in a second direction crossing the first direction. The second active fin is removed using a first etching mask covering the first and third active fins. The third active fin is removed using a second etching mask covering the first active fin and a portion of the substrate from which the second active fin is removed. A first gate structure is formed on the first active fin. A first source/drain layer is formed on a portion of the first active fin adjacent the first gate structure.
Type:
Grant
Filed:
March 18, 2022
Date of Patent:
November 28, 2023
Assignee:
SAMSUNG ELECTRONICS CO., LTD.
Inventors:
Min-Chul Sun, Myeong-Cheol Kim, Kyoung-Sub Shin
Abstract: The present disclosure relates to a method for preparing an electrical fuse (e-fuse) device. The method includes forming a mask layer over a semiconductor substrate, and etching the semiconductor substrate by using the mask layer as a mask to form a fuse link over a semiconductor base. The method also includes epitaxially growing a first bottom anode/cathode region and a second bottom anode/cathode region over the semiconductor base and adjacent to a bottom portion of the fuse link. The fuse link is between the first bottom anode/cathode region and the second anode/cathode region. The method further includes epitaxially growing a top anode/cathode region to replace the mask layer.
Abstract: An imaging device includes a first transmission line connected to a plurality of bit memories, a plurality of second bit memories disposed outside the memory area, and connected to the first transmission line, and each are configured to hold a digital signal of one bit that is one of different bits among a plurality of bits, a second transmission line connected to a part of the plurality of second bit memories, and a third transmission line connected to another part of the plurality of second bit memories.