Abstract: An apparatus for processing a substrate is provided. The apparatus comprises a processing chamber and a showerhead. The showerhead is in the processing chamber and has a plurality of first holes with a first size in a first zone of the showerhead, a plurality of second holes with a second hole size in a second zone of the showerhead, and a plurality of third holes with a third hole size in a third zone of the showerhead. The first hole size is different from the second hole size. The first zone is surrounded by the second zone. An area of the first zone is larger than an area of the second zone. The first hole size is different from the third hole size. The first zone is surrounded by the third zone, and an area of the first zone is larger than an area of the third zone.
Type:
Grant
Filed:
December 10, 2019
Date of Patent:
February 7, 2023
Assignee:
XIA TAI XIN SEMICONDUCTOR (QING DAO) LTD.
Abstract: A semiconductor package using a polymer substrate is disclosed and may include a polymer cavity structure comprising first metal traces, a micro-electro mechanical systems (MEMS) device and a semiconductor die bonded to a first surface within a cavity of the cavity structure, and a substrate coupled to the cavity structure and comprising second metal traces coupled to the first metal traces. The substrate may enclose the MEMS device and the semiconductor die. Ground traces may be on external surfaces of the polymer cavity structure. Ball lands may be on a surface of the substrate opposite to a surface with the second metal traces. The first metal traces may extend from the first surface of the polymer cavity structure up a sidewall of the cavity and to conductive patterns on a top surface of the polymer cavity structure.
Abstract: The present disclosure relates to an electronic device with an integral filtering component. The electronic device includes a semiconductor component, an insulating layer, at least one contact plug, and a filtering component. The insulating layer is disposed on the semiconductor component. The contact plug penetrates through the insulating layer. The filtering component is disposed on the insulating layer and the contact plug. The filtering component includes a bottom electrode, an isolation layer, a top electrode, and a dielectric layer. The bottom electrode is divided into a first segment connected to the contact plug and a second segment separated from the first segment. The isolation layer is disposed on the bottom electrode, the top electrode is disposed in the isolation layer, and the dielectric layer is disposed between the bottom electrode and the top electrode.
Abstract: Moisture-driven degradation of a crack stop in a semiconductor die is mitigated by forming a groove in an upper surface of the die between an edge of the die and the crack stop; entirely filling the groove with a moisture barrier material; preventing moisture penetration of the semiconductor die by presence of the moisture barrier material; and dissipating mechanical stress in the moisture barrier material without presenting a stress riser in the bulk portion of the die. The moisture barrier material is at least one of moisture-absorbing, moisture adsorbing, and hydrophobic.
Type:
Grant
Filed:
December 5, 2020
Date of Patent:
January 31, 2023
Assignee:
International Business Machines Corporation
Inventors:
Sushumna Iruvanti, Shidong Li, Steve Ostrander, Jon Alfred Casey, Brian Richard Sundlof
Abstract: A semiconductor structure is provided. The semiconductor structure includes a base substrate including a plurality of non-device regions; a middle fin structure and an edge fin disposed around the middle fin structure on the base substrate between adjacent non-device regions; a first barrier layer on sidewalls of the edge fin; and an isolation layer on the base substrate. The isolation layer has a top surface lower than the edge fin and the middle fin structure, and covers a portion of the sidewalls of each of the edge fin and the middle fin structure. The isolation layer further has a material density smaller than the first barrier layer.
Type:
Grant
Filed:
October 1, 2020
Date of Patent:
January 24, 2023
Assignees:
Semiconductor Manufacturing International (Shanghai) Corporation, SMIC New Technology Research and Development (Shanghai) Corporation
Abstract: A pixel includes a workpiece having a protrusion and a bulk, wherein the protrusion extends from an upper surface of the bulk. The pixel further includes a floating diffusion node in the protrusion. The pixel further includes a gate structure over the bulk, wherein a top surface of the gate structure is above a top surface of the floating diffusion node. The pixel further includes a photosensitive device in the bulk. The pixel further includes an isolation well surrounding the photosensitive device.
Abstract: An example apparatus includes a first source/drain region and a second source/drain region formed in a substrate. The first source/drain region and the second source/drain region are separated by a channel. The apparatus includes a gate opposing the channel. The gate includes noble metal nanoparticles. A sense line is coupled to the first source/drain region and a storage node is coupled to the second source/drain region.
Type:
Grant
Filed:
October 8, 2020
Date of Patent:
January 17, 2023
Assignee:
Micron Technology, Inc.
Inventors:
Fatma Arzum Simsek-Ege, Kamal M. Karda, Haitao Liu
Abstract: A multilayer coil component includes a multilayer body formed by stacking a plurality of insulating layers and including a coil built therein, and first and second outer electrodes electrically connected to the coil. The coil is formed by electrically connecting a plurality of coil conductors stacked together with the insulating layers. The multilayer coil component further includes, inside the multilayer body, first and second connecting conductors. The first connecting conductor connects between a portion of the first outer electrode covering the first end face, and a coil conductor facing the portion. The second connecting conductor connects between a portion of the second outer electrode covering the second end face, and a coil conductor facing the portion. Concerning the length direction, the first and second connecting conductors each have a length from about 2.5% to about 7.5% of the length of the multilayer body.
Abstract: An integrated circuit designing system includes a non-transitory storage medium, the non-transitory storage medium being encoded with a layout of a standard cell corresponding to a predetermined manufacturing process, the predetermined manufacturing process having a nominal minimum pitch of metal lines along a predetermined direction, the layout of the standard cell having a cell height along the predetermined direction, and the cell height is a non-integral multiple of the nominal minimum pitch. The integrated circuit designing system further includes a hardware processor communicatively coupled with the non-transitory storage medium and configured to execute a set of instructions for generating an integrated circuit layout based on the layout of the standard cell and the nominal minimum pitch.
Abstract: A polishing apparatus is a polishing apparatus polishing a target object formed on a surface of a film-shaped substrate. A polishing apparatus includes: a rotatable polishing tool acting on the target object; a slurry nozzle supplying a polishing slurry; and a polishing stage pressing the polishing tool against the target object. A surface of the polishing stage has an unevenness shape.
Abstract: Devices and methods that include for configuring a profile of a liner layer before filling an opening disposed over a semiconductor substrate. The liner layer has a first thickness at the bottom of the opening and a second thickness a top of the opening, the second thickness being smaller that the first thickness. In an embodiment, the filled opening provides a contact structure.
Abstract: Disclosed are semiconductor packages and/or methods of fabricating the same. The semiconductor package comprises a package substrate, a first semiconductor chip mounted on the package substrate, a second semiconductor chip mounted on a top surface of the first semiconductor chip, and a first under-fill layer that fills a space between the package substrate and the first semiconductor chip. The package substrate includes a cavity in the package substrate, and a first vent hole that extends from a top surface of the package substrate and is in fluid communication with the cavity. The first under-fill layer extends along the first vent hole to fill the cavity.
Type:
Grant
Filed:
January 4, 2021
Date of Patent:
December 27, 2022
Assignee:
Samsung Electronics Co., Ltd.
Inventors:
Jaekyung Yoo, Jayeon Lee, Jae-eun Lee, Yeongkwon Ko, Jin-woo Park, Teak Hoon Lee
Abstract: A packaged electronic device includes first conductive leads and second conductive leads at least partially exposed to an exterior of a package structure, and a multilevel lamination structure in the package structure. The multilevel lamination structure includes a first patterned conductive feature having multiple turns in a first level to form a first winding coupled to at least one of the first conductive leads in a first circuit, a second patterned conductive feature having multiple turns in a different level to form a second winding coupled to at least one of the second conductive leads in a second circuit isolated from the first circuit, and a conductive shield trace having multiple turns in a second level spaced apart from and between the first patterned conductive feature and the second patterned conductive feature, the conductive shield trace coupled in the first circuit.
Type:
Grant
Filed:
February 25, 2020
Date of Patent:
December 27, 2022
Assignee:
TEXAS INSTRUMENTS INCORPORATED
Inventors:
Vijaylaxmi Gumaste Khanolkar, Robert Martinez, Zhemin Zhang, Yongbin Chu
Abstract: A semiconductor device includes a semiconductor fin protruding from a substrate, a gate electrode over the semiconductor fin, a gate insulating layer between the semiconductor fin and the gate electrode, source and drain regions disposed on opposite sides of the semiconductor fin, a first stressor formed in a region between the source and drain regions. The first stressor including one material selected from the group consisting of He, Ne, and Ga.
Type:
Grant
Filed:
December 23, 2019
Date of Patent:
December 27, 2022
Assignees:
TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., NATIONAL TAIWAN UNIVERSITY
Inventors:
Che-Wei Yang, Hao-Hsiung Lin, Samuel C. Pan
Abstract: A method includes forming a semiconductor structure. The structure includes a first material, a blocking material, a second material in an amorphous form, and a third material in an amorphous form. The blocking material is disposed between the first material and the second material. At least the second material and the third material each comprise silicon and/or germanium. The structure is exposed to a temperature above a crystallization temperature of the third material and below a crystallization temperature of the second material. Semiconductor structures, memory devices, and systems are also disclosed.
Type:
Grant
Filed:
June 10, 2020
Date of Patent:
December 20, 2022
Assignee:
Micron Technology, Inc.
Inventors:
Michael Mutch, Manuj Nahar, Wayne I. Kinney
Abstract: A method includes bonding a first package component over a second package component. The second package component includes a plurality of dielectric layers, and a plurality of redistribution lines in the plurality of dielectric layers. The method further includes dispensing a stress absorber on the second package component, curing the stress absorber, and forming an encapsulant on the second package component and the stress absorber.
Abstract: Memory cells having a first dielectric between a charge storage material and a semiconductor, conductive nanodots between the charge storage material and a control gate, and a second dielectric between the control gate and the conductive nanodots.
Abstract: Disclosed embodiments include composite-bridge die-to-die interconnects that are on a die side of an integrated-circuit package substrate and that contacts two IC dice and a passive device that is in a molding material, where the molding material also contacts the two IC dice.
Type:
Grant
Filed:
September 18, 2020
Date of Patent:
December 6, 2022
Assignee:
Intel Corporation
Inventors:
Bok Eng Cheah, Jackson Chung Peng Kong, Jenny Shio Yin Ong, Ping Ping Ooi, Seok Ling Lim
Abstract: Embodiments of 3D memory devices and methods for forming the same are disclosed. In an example, a method for forming a 3D memory device is disclosed. A dielectric stack including interleaved sacrificial layers and dielectric layers is formed above a substrate. A channel structure extending vertically through the dielectric stack is formed. A local dielectric layer is formed on the dielectric stack. A channel local contact opening through the local dielectric layer to expose an upper end of the channel structure, and a slit opening extending vertically through the local dielectric layer and the dielectric stack are simultaneously formed. A memory stack including interleaved conductive layers and the dielectric layers is formed by replacing, through the slit opening, the sacrificial layers with the conductive layers. A channel local contact in the channel local contact opening, and a slit structure in the slit opening are simultaneously formed.
Abstract: In an embodiment a method for producing a semiconductor component comprising at least one semiconductor chip mounted on a surface, wherein the semiconductor chip is fixed on the surface by applying a solder compound to an assembling surface of the semiconductor chip, applying a metallic adhesive layer to a side of the solder compound facing away from the assembling surface, preheating the surface to a first temperature T1, bringing the metallic adhesive layer into mechanical contact in a solid state with the preheated surface, the metallic adhesive layer at least partially melting while it is brought into mechanical contact with the preheated surface, and subsequently cooling the surface to room temperature, the semiconductor chip being at least partially metallurgically bonded to the surface, and wherein the semiconductor chip is subsequently soldered to the surface to form a resulting solder connection.
Type:
Grant
Filed:
June 3, 2019
Date of Patent:
December 6, 2022
Assignee:
OSRAM OLED GMBH
Inventors:
Klaus Müller, Holger Klassen, Matthias Hofmann