Patents Examined by Mark Hatzilambrou
-
Patent number: 11728334Abstract: Three-dimensional integrated circuit structures are disclosed. A three-dimensional integrated circuit structure includes a first die, a second die and a device-free die. The first die includes a first device. The second die includes a second device and is bonded to the first die. The device-free die is located aside the second die and is bonded to the first die. The device-free die includes a conductive feature electrically connected to the first die and the second die.Type: GrantFiled: August 21, 2018Date of Patent: August 15, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jie Chen, Hsien-Wei Chen
-
Patent number: 11728424Abstract: According to an aspect, a semiconductor device for integrating multiple transistors includes a wafer substrate including a first region and a second region. The first region defines at least a portion of at least one first transistor. The second region defines at least a portion of at least one second transistor. The semiconductor device includes an isolation area located between the first region and the second region, at least one terminal of the at least one first transistor contacting the first region of the wafer substrate, at least one terminal of the at least one second transistor contacting the second region of the wafer substrate, and an encapsulation material, where the encapsulation material includes a portion located within the isolation area.Type: GrantFiled: October 26, 2020Date of Patent: August 15, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Takashi Noma, Yusheng Lin, Kazuo Okada, Hideaki Yoshimi, Shunsuke Yasuda
-
Patent number: 11730070Abstract: Techniques facilitating resistive random-access memory device with step height difference are provided. A resistive random-access memory device can comprise a first electrode located within a trench of a dielectric layer. The resistive random-access memory device can also comprise a metal oxide layer comprising a first section located within the trench of the dielectric layer, and a second section located over the first electrode, and over a barrier metal layer. Further, the resistive random-access memory device can comprise a second electrode located over the metal oxide layer.Type: GrantFiled: February 27, 2019Date of Patent: August 15, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hiroyuki Miyazoe, Seyoung Kim, Asit Ray, Takashi Ando
-
Patent number: 11710734Abstract: A semiconductor device includes a JFET and a MOSFET cascode-connected to each other such that a source electrode of the JFET is connected to a drain electrode of the MOSFET. The JFET is configured such that a breakdown voltage between a gate layer and a body layer is set lower than a breakdown voltage of the MOSFET.Type: GrantFiled: March 25, 2021Date of Patent: July 25, 2023Assignee: DENSO CORPORATIONInventor: Kenji Kono
-
Patent number: 11698488Abstract: A process for fabricating a heterostructure includes at least one elementary structure made of III-V material on the surface of a silicon-based substrate successively comprising: producing a first pattern having at least a first opening in a dielectric material on the surface of a first silicon-based substrate; a first operation for epitaxy of at least one III-V material so as to define at least one elementary base layer made of III-V material in the at least first opening; producing a second pattern in a dielectric material so as to define at least a second opening having an overlap with the elementary base layer; a second operation for epitaxy of at least one III-V material on the surface of at least the elementary base layer made of III-V material(s) so as to produce the at least elementary structure made of III-V material(s) having an outer face; an operation for transferring and assembling the at least photonic active elementary structure via its outer face, on an interface that may comprise passive elemType: GrantFiled: December 19, 2018Date of Patent: July 11, 2023Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Fabrice Nemouchi, Charles Baudot, Yann Bogumilowicz, Elodie Ghegin, Philippe Rodriguez
-
Patent number: 11658231Abstract: A semiconductor device having a semiconductor module. The semiconductor module includes first and second conductor layers facing each other, a first semiconductor element provided between the first and second conductor layers, positive and negative electrode terminals respectively provided on edge portions of the first and second conductor layers at a first side of the semiconductor module in a top view of the semiconductor module, control wiring that is electrically connected to the first control electrode, and that extends out of the first and second conductor layers at a second side of the semiconductor module that is opposite to the first side in the top view, and a control terminal that is electrically connected to the control wiring, that is positioned outside the first and second conductor layers in the top view, and that has an end portion that is aligned with the positive and negative electrode terminals.Type: GrantFiled: October 30, 2020Date of Patent: May 23, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventors: Motohito Hori, Yoshinari Ikeda, Akira Hirao, Tsunehiro Nakajima
-
Patent number: 11658194Abstract: An image sensor may include a semiconductor substrate having a light receiving surface thereon and a plurality of spaced-apart semiconductor photoelectric conversion regions at adjacent locations therein. A grating structure is provided on the light receiving surface. This grating structure extends opposite each of the plurality of spaced-apart photoelectric conversion regions. An optically-transparent layer is provided on the grating structure. This grating structure includes a plurality of spaced-apart grating patterns, which can have the same height and the same width. In addition, the grating patterns may be spaced apart from each other by a uniform distance. The grating structure is configured to selectively produce ±1 or higher order diffraction lights to the photoelectric conversion regions, in response to light incident thereon.Type: GrantFiled: February 27, 2019Date of Patent: May 23, 2023Inventors: Wook Lee, Euiyoung Song, Kwanghee Lee, Uihui Kwon, Jae Ho Kim, Jungchak Ahn
-
Patent number: 11652134Abstract: A first component with a first sidewall and a second component with a second sidewall may be mounted onto an expandable film such that an original distance X is the distance between the first sidewall and the second sidewall. The expandable film may be expanded such that an expanded distance Y is the distance between the first sidewall and the second sidewall and expanded distance Y is greater than original distance X. A first sidewall material may be applied within at least a part of a space between the first sidewall and the second sidewall. The expandable film may be expanded such that a contracted distance Z is the distance between the first sidewall and the second sidewall, and contracted distance Z is less than expanded distance Y.Type: GrantFiled: June 3, 2022Date of Patent: May 16, 2023Assignee: Lumileds LLCInventors: Tze Yang Hin, Yu-Chen Shen, Luke Gordon, Danielle Russell Chamberlin, Daniel Bernardo Roitman
-
Patent number: 11652097Abstract: A transient voltage suppression device includes a P-type semiconductor layer, a first N-type well, a first N-type heavily-doped area, a first P-type heavily-doped area, a second P-type heavily-doped area, and a second N-type heavily-doped area. The first N-type well and the second N-type heavily-doped area are formed in the layer. The first P-type heavily-doped area is formed in the first N-type well. The first P-type heavily-doped area is spaced from the bottom of the first N-type well. The second P-type heavily-doped area is formed within the first N-type well and spaced from the sidewall of the first N-type well. The second P-type heavily-doped area is formed between the first P-type heavily-doped area and the second N-type heavily-doped area.Type: GrantFiled: November 30, 2020Date of Patent: May 16, 2023Assignee: AMAZING MICROELECTRONIC CORP.Inventors: Tun-Chih Yang, Zi-Ping Chen, Kun-Hsien Lin
-
Patent number: 11646364Abstract: A power device which is formed on a semiconductor substrate includes: a lateral insulated gate bipolar transistor (LIGBT), a PN diode and a clamp diode. The PN diode is connected in parallel to the LIGBT. The clamp diode has a clamp forward terminal and a clamp reverse terminal, which are electrically connected to a drain and a gate of the LIGBT, to clamp a gate voltage applied to the gate not to be higher than a predetermined voltage threshold.Type: GrantFiled: February 26, 2021Date of Patent: May 9, 2023Assignee: RICHTEK TECHNOLOGY CORPORATIONInventors: Chih-Feng Huang, Lung-Sheng Lin
-
Patent number: 11646365Abstract: A short-circuit semiconductor component comprises a semiconductor body, in which a rear-side base region of a first conduction type, an inner region of a second conduction type complementary to the first conduction type, and a front-side base region of the first conduction type are disposed. The rear-side base region is electrically connected to a rear-side electrode with a rear-side electrode width, and the front-side base region is electrically connected to a front-side electrode with a front-side electrode width. A turn-on structure with a turn-on structure width is embedded into the front-side and/or rear-side base region and is covered by the respective electrode. The turn-on structure is configured to be turned on depending on a supplied turn-on signal and to produce, on a one-off basis, an irreversible, low-resistance connection between the two electrodes. The ratio of the turn-on structure width to the respective electrode width is less than 1.Type: GrantFiled: January 23, 2019Date of Patent: May 9, 2023Assignee: Infineon Technologies Bipolar GmbH & Co. KG.Inventors: Uwe Kellner-Werdehausen, Michael Stelte, Markus Droldner, Dirk Pikorz, Peter Weidner, Reiner Barthelmess, Mario Schenk, Jens Przybilla
-
Patent number: 11637225Abstract: A wavelength converting layer may have a glass or a silicon porous support structure. The wavelength converting layer may also have a cured portion of wavelength converting particles and a binder filling the porous glass or silicon support structure.Type: GrantFiled: December 19, 2018Date of Patent: April 25, 2023Assignee: Lumileds LLCInventors: Grigoriy Basin, Mooi Guan Ng, Lex Alan Kosowsky, Phillip Barton
-
Patent number: 11631768Abstract: A semiconductor device includes a fin extending along a first direction over a substrate, and a gate structure extending in a second direction overlying the fin. The gate structure includes a gate dielectric layer overlying the fin, a gate electrode overlying the gate dielectric layer, and insulating gate sidewalls on opposing lateral surfaces of the gate electrode extending along the second direction. A source/drain region is formed in the fin in a region adjacent the gate electrode structure, and a stressor layer is between the source/drain region and the semiconductor substrate. The stressor layer includes GeSn or SiGeSn containing 1019 atoms cm?3 or less of a dopant, and a portion of the fin under the gate structure is a channel region.Type: GrantFiled: July 1, 2019Date of Patent: April 18, 2023Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., NATIONAL TAIWAN UNIVERSITYInventors: Huang-Siang Lan, CheeWee Liu, Chi-Wen Liu, Shih-Hsien Huang, I-Hsieh Wong, Hung-Yu Yeh, Chung-En Tsai
-
Patent number: 11610879Abstract: A handshake mechanism allows die discovery in a stacked die architecture that keeps inputs isolated until the handshake is complete. Power good indications are used as handshake signals between the die. A die keeps inputs isolated from above until a power good indication from the die above indicates presence of the die above. The die keeps inputs isolated from below until the die detects power is good and receives a power good indication from the die and the die below. In an implementation drivers and receivers, apart from configuration bus drivers and receivers are disabled until a fuse distribution done signal indicates that repairs have been completed. Drivers are then enabled and after a delay to ensure signals are driven, receivers are deisolated. A top die in the die stack never sees a power good indication from a die above and therefore keeps inputs from above isolated. That allows the height of the die stack to be unknown at power on.Type: GrantFiled: December 19, 2018Date of Patent: March 21, 2023Assignee: Advanced Micro Devices, Inc.Inventors: Russell J. Schreiber, Richard M. Born, Carl D. Dietz, William A. Halliday
-
Patent number: 11600611Abstract: An electronic device can include a drain terminal, a control terminal, and a source terminal, a first HEMT, and a second HEMT. The first HEMT can include a drain electrode coupled to the drain terminal, a gate electrode coupled to the first control terminal, and a source electrode coupled to the source terminal. The second HEMT can include a drain electrode, a gate electrode, and a source electrode. The drain electrode can be coupled to the drain terminal, and the source electrode can be coupled to the source terminal. In an embodiment, a resistor can be coupled between the gate and source electrodes of the second HEMT, and in another embodiment, the gate electrode of the second HEMT can electrically float. During or after a triggering event, the second HEMT can turn on temporarily to divert some of the charging from the triggering event into the second HEMT.Type: GrantFiled: November 12, 2020Date of Patent: March 7, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Jaume Roig-Guitart
-
Patent number: 11581301Abstract: The present technique relates to an electrostatic protective element that enables protective performance with respect to static electricity to be improved and to an electronic device.Type: GrantFiled: April 18, 2019Date of Patent: February 14, 2023Assignees: SONY CORPORATION, SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Hiroshi Isobe, Takaaki Tatsumi
-
Patent number: 11574912Abstract: A memory device includes cell transistors on active regions defined by a device isolation layer on a substrate such that each cell transistor has a buried cell gate and a junction portion adjacent to and at least partially distal to the substrate in relation to the buried cell gate, an insulation pattern on the substrate and covering the cell transistors and the device isolation layer, and a bit line structure on the insulation pattern and connected to the junction portion. The bit line structure includes a buffer pattern on the pattern and having a thermal oxide pattern, a conductive line on the buffer pattern, and a contact extending from the conductive line to the junction portion through the buffer pattern and the insulation pattern.Type: GrantFiled: December 4, 2020Date of Patent: February 7, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Augustin Jinwoo Hong, Young-Ju Lee, Joon-Yong Choe, Jung-Hyun Kim, Sang-Jun Lee, Hyeon-Kyu Lee, Yoon-Chul Cho, Je-Min Park, Hyo-Dong Ban
-
Patent number: 11569225Abstract: A semiconductor device in which a transistor and a diode are formed on a common semiconductor substrate is provided. The semiconductor substrate includes a transistor region in which a transistor is formed and a diode region in which a diode is formed. At least one first electrode on a second main surface side of the transistor region and at least one second electrode on a second main surface side of the diode region are made of different materials.Type: GrantFiled: March 10, 2021Date of Patent: January 31, 2023Assignee: Mitsubishi Electric CorporationInventors: Shigeto Honda, Takahiro Nakatani, Tetsuya Nitta
-
Patent number: 11563020Abstract: A method for manufacturing a semiconductor device to provide a Metal Insulator Semiconductor Field Effect Transistor (MISFET) in a first region of a semiconductor substrate includes forming a first gate insulating film on the semiconductor substrate in the first region, forming a first gate electrode containing silicon on the first gate insulating film, forming first impurity regions inside the semiconductor substrate so as to sandwich the first gate electrode in the first region, the first impurity regions configuring a part of a first source region and a part of a first drain region, forming a first silicide layer on the first impurity region, forming a first insulating film on the semiconductor substrate so as to cover the first gate electrode and the first silicide layer, polishing the first insulating film so as to expose the first gate electrode, and forming a second silicide layer on the first gate electrode.Type: GrantFiled: July 18, 2019Date of Patent: January 24, 2023Assignee: Renesas Electronics CorporationInventor: Tadashi Yamaguchi
-
Patent number: 11557481Abstract: In a silicon carbide semiconductor device in which a contact electrode is formed on a single-crystal silicon carbide semiconductor substrate, a barrier metal (titanium nitride layer) covers an interlayer insulating film in a region other than a contact hole, and a contact electrode of a predetermined electrode material is formed only in a region on the silicon carbide semiconductor substrate in the contact hole opened in the interlayer insulating film on the silicon carbide semiconductor substrate. A top of the barrier metal is covered by a metal electrode (wiring layer) and no nickel metal aggregates are present between the barrier metal and the metal electrode.Type: GrantFiled: December 11, 2019Date of Patent: January 17, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventor: Masahide Gotoh