Patents Examined by Molly Reida
-
Patent number: 9378959Abstract: First, a first resist mask for forming an n+ emitter region is formed on the front surface of an n? semiconductor substrate. The first resist mask is left on the surface of the gate electrode. Next, a first ion implantation is performed with the first resist mask to form the n+ emitter region. At this time, as the first ion implantation, both a perpendicular ion implantation is performed at an implantation angle that is perpendicular to the substrate front surface, and an oblique ion implantation at an implantation angle that is tilted relative to the direction perpendicular to the substrate front surface. The oblique ion implantation widens a width of the n+ emitter region in the trench widthwise direction. Next, a second ion implantation is performed with a second resist mask to form a p+ contact region. Thereafter, a heat treatment is used to diffuse and activate the n+ emitter region and the p+ contact region.Type: GrantFiled: September 3, 2015Date of Patent: June 28, 2016Assignee: FUJI ELECTRIC CO., LTD.Inventor: Seiji Noguchi
-
Patent number: 9378942Abstract: Disclosed is a method for depositing an insulating film with a high coverage through a low temperature process. The deposition method deposits an insulating film on a substrate using a deposition apparatus which includes a processing container that defines a processing space in which plasma is generated, a gas supply unit configured to supply a gas into the processing space, and a plasma generating unit configured to generate plasma by supplying microwave into the processing container. The deposition method includes depositing an insulating film that includes SiN on the substrate by supplying into a gas formed by adding H2 to trisilylamine into the processing container and generating plasma.Type: GrantFiled: September 30, 2013Date of Patent: June 28, 2016Assignee: TOKYO ELECTRON LIMITEDInventors: Takehisa Saito, Atsutoshi Inokuchi, Shogo Masuda
-
Patent number: 9368369Abstract: In some embodiments methods of processing a substrate include: providing a substrate having a contact structure formed on the substrate, wherein the contact structure comprises a feature defined by gate structures, a silicon nitride layer disposed on a upper surface of the gate structures and on sidewalls and a bottom of the feature, and an oxide layer disposed over the silicon nitride layer and filling the feature; etching an opening through the oxide layer to the silicon nitride layer disposed on the bottom of the opening, wherein a width of the opening is less than a width of the feature; expanding the opening in the oxide layer to form a tapered profile; exposing the substrate to ammonia and nitrogen trifluoride to form an ammonium fluoride gas that forms an ammonium hexafluorosilicate film on the oxide layer; and heating the substrate to a second temperature to sublimate the ammonium hexafluorosilicate film.Type: GrantFiled: November 6, 2014Date of Patent: June 14, 2016Assignee: APPLIED MATERIALS, INC.Inventors: Jungmin Ko, Sean Kang
-
Patent number: 9368177Abstract: Provided are a magnetic resistance structure, a method of manufacturing the magnetic resistance structure, and an electronic device including the magnetic resistance structure. The method of manufacturing the magnetic resistance structure includes forming a hexagonal boron nitride layer, forming a graphene layer on the boron nitride layer, forming a first magnetic material layer between the boron nitride layer and the graphene layer according to an intercalation process; and forming a second magnetic material layer on the graphene layer.Type: GrantFiled: May 20, 2014Date of Patent: June 14, 2016Assignees: Samsung Electronics Co., Ltd., Sungkyunkwan University Foundation for Corporate ColaborationInventors: Hwansoo Suh, Insu Jeon, Min-woo Kim, Young-jae Song, Min Wang, Qinke Wu, Sung-joo Lee, Sung-kyu Jang, Seong-jun Jung
-
Patent number: 9362182Abstract: A method, and the resulting structure, of forming two fins with different types of strain and material on the same substrate.Type: GrantFiled: November 6, 2014Date of Patent: June 7, 2016Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Pouya Hashemi, Ali Khakifirooz, Alexander Reznicek
-
Patent number: 9349908Abstract: Provided are a highly reliable semiconductor light-emitting element having uniform protrusions that are arranged regularly and have the same size and a method of producing the same. The method of producing a semiconductor light-emitting element according to the present invention includes: forming a mask layer having a plurality of openings that are arranged at equal intervals along a crystal axis of a semiconductor structure layer on the surface of the semiconductor structure layer; performing a plasma treatment on the surface of the semiconductor structure layer exposed from the openings in the mask layer; removing the mask layer; and wet-etching the surface of the semiconductor structure layer to form protrusions on the surface of the semiconductor structure layer.Type: GrantFiled: March 5, 2014Date of Patent: May 24, 2016Assignee: STANLEY ELECTRIC CO., LTD.Inventors: Takanobu Akagi, Tatsuma Saito, Mamoru Miyachi
-
Patent number: 9341353Abstract: A light emitting device includes a package and a light emitting element. The package includes a resin portion and at least one lead frame arranged in the resin portion. The at least one lead frame has at least one protrusion which is surrounded by the resin portion and which has an upper surface exposed from the resin portion. The light emitting element is mounted on the upper surface of the at least one protrusion and is electrically connected to the at least one lead frame. At least a half area of the upper surface is covered with the light emitting element.Type: GrantFiled: August 27, 2013Date of Patent: May 17, 2016Assignee: NICHIA CORPORATIONInventor: Satoshi Okada
-
Patent number: 9343552Abstract: Embodiments of the present disclosure are a semiconductor device, a FinFET device, and a method of forming a FinFET device. An embodiment is semiconductor device including a first FinFET over a substrate, wherein the first FinFET includes a first set of semiconductor fins. The semiconductor device further includes a first body contact for the first FinFET over the substrate, wherein the first body contact includes a second set of semiconductor fins, and wherein the first body contact is laterally adjacent the first FinFET.Type: GrantFiled: May 21, 2015Date of Patent: May 17, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wan-Te Chen, Chung-Hui Chen, Jaw-Juinn Horng, Po-Zeng Kang
-
Patent number: 9343586Abstract: Provided is a thin film transistor having an oxide semiconductor layer that has high mobility, excellent stress resistance, and good wet etching property. The thin film transistor comprises at least, a gate electrode, a gate insulating film, an oxide semiconductor layer, source-drain electrode and a passivation film, in this order on a substrate. The oxide semiconductor layer is a laminate comprising a first oxide semiconductor layer (IGZTO) and a second oxide semiconductor layer (IZTO). The second oxide semiconductor layer is formed on the gate insulating film, and the first oxide semiconductor layer is formed between the second oxide semiconductor layer and the passivation film. The contents of respective metal elements relative to the total amount of all the metal elements other than oxygen in the first oxide semiconductor layer are as follows; Ga: 5% or more; In: 25% or less (excluding 0%); Zn: 35 to 65%; and Sn: 8 to 30%.Type: GrantFiled: June 6, 2013Date of Patent: May 17, 2016Assignee: Kobe Steel, Ltd.Inventors: Hiroshi Goto, Aya Miki, Tomoya Kishi, Kenta Hirose, Shinya Morita, Toshihiro Kugimiya
-
Patent number: 9337285Abstract: The disclosure relates to a semiconductor device. An exemplary structure for a contact structure for a semiconductor device comprises a substrate comprising a major surface and a cavity below the major surface; a strained material in the cavity, wherein a lattice constant of the strained material is different from a lattice constant of the substrate; a Ge-containing dielectric layer over the strained material; and a metal layer over the Ge-containing dielectric layer.Type: GrantFiled: September 14, 2015Date of Patent: May 10, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Clement Hsingjen Wann, Ling-Yen Yeh, Chi-Yuan Shih, Yen-Yu Chen
-
Patent number: 9330925Abstract: A thin-film transistor includes a substrate, a gate electrode over the substrate, an insulating layer over the gate electrode, and a semiconductor layer over the insulating layer. The semiconductor layer includes a channel region, a source region, and a drain region. A source electrode is over the source region, and a drain electrode is over the drain region. The source electrode and the drain electrode each comprise Ni and a metal other than Ni. The channel region, the source region, and the drain region comprise at least one of a polycrystalline silicon that is formed by crystallizing an amorphous silicon layer by thermally diffusing the Ni in the source electrode and the drain electrode into the semiconductor layer and a microcrystalline silicon that is formed by crystallizing an amorphous silicon layer by thermally diffusing the Ni in the source electrode and the drain electrode into the semiconductor layer.Type: GrantFiled: April 8, 2010Date of Patent: May 3, 2016Assignee: JOLED INC.Inventors: Tohru Saitoh, Takaaki Ukeda, Kazunori Komori, Sadayoshi Hotta
-
Patent number: 9324944Abstract: A selection device, non-volatile memory cell, and method of fabricating the same. The selection device employs an oxide laminate structure including a tunneling oxide layer and a metal-cluster oxide layer between first and second electrodes, enabling a high selection ratio and sufficient on-current density to allow program data recordation in a memory cell at relatively low voltage. The non-volatile memory cell includes the selection device electrically connected to a resistive random access memory device, including a resistance change layer, enabling suppression of current leakage from a non-selected adjacent memory cell in an array structure. In the method of fabrication, a tunneling oxide layer is formed by depositing and oxidizing a metal layer to control oxygen vacancy density in the metal-cluster oxide layer, and an interface oxide layer is formed in the tunneling oxide layer by doping of metal-clusters in the metal-cluster oxide layer, improving on-current density of the selection device.Type: GrantFiled: April 4, 2013Date of Patent: April 26, 2016Assignee: GWANGJU INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Hyunsang Hwang, WooTae Lee
-
Patent number: 9324808Abstract: A semiconductor device, includes a semiconductor layer formed above a substrate; an insulating film formed on the semiconductor layer; and an electrode formed on the insulating film. The insulating film has a membrane stress at a side of the semiconductor layer lower than a membrane stress at a side of the electrode.Type: GrantFiled: May 25, 2013Date of Patent: April 26, 2016Assignee: FUJITSU LIMITEDInventors: Norikazu Nakamura, Shirou Ozaki, Masayuki Takeda, Keiji Watanabe
-
Patent number: 9324882Abstract: A thin film transistor containing at least, a gate electrode, a gate insulating film, an oxide semiconductor layer, source-drain electrode and a passivation film, in this order on a substrate. The oxide semiconductor layer is a laminate containing a first oxide semiconductor layer (IGZTO) and a second oxide semiconductor layer (IZTO). The second oxide semiconductor layer is formed on the gate insulating film, and the first oxide semiconductor layer is formed between the second oxide semiconductor layer and the passivation film. The contents of respective metal elements relative to the total amount of all the metal elements other than oxygen in the first oxide semiconductor layer are as follows; Ga: 8% or more and 30% or less; In: 25% or less, excluding 0%; Zn: 35% or more to 65% or less; and Sn: 5% or more to 30% or less.Type: GrantFiled: May 26, 2015Date of Patent: April 26, 2016Assignees: Kobe Steel, Ltd., Samsung Display Co., Ltd.Inventors: Hiroshi Goto, Aya Miki, Tomoya Kishi, Kenta Hirose, Shinya Morita, Toshihiro Kugimiya, Byung Du Ahn, Gun Hee Kim, Yeon Hong Kim
-
Patent number: 9318352Abstract: Disclosed herein are a power module package and a method for manufacturing the same. The power module package includes first and second lead frames disposed to face each other; ceramic coating layers formed on a portion of a first surface of both or one of both of the first and second lead frames; and semiconductor devices mounted on second surfaces of the first and second lead frames.Type: GrantFiled: August 22, 2013Date of Patent: April 19, 2016Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Kwang Soo Kim, Young Ki Lee, Seog Moon Choi, Jin Suk Son
-
Patent number: 9312432Abstract: The present disclosure involves an apparatus. The apparatus includes a photonic die structure that includes a light-emitting diode (LED) die. The LED die is a vertical LED die in some embodiments. The LED die includes a substrate. A p-doped III-V compound layer and an n-doped III-V compound layer are each disposed over the substrate. A multiple quantum well (MQW) layer is disposed between the p-doped III-V compound layer and the n-doped III-V compound layer. The p-doped III-V compound layer includes a first region having a non-exponential doping concentration characteristic and a second region having an exponential doping concentration characteristic. In some embodiments, the second region is formed using a lower pressure than the first region.Type: GrantFiled: March 13, 2012Date of Patent: April 12, 2016Assignee: TSMC SOLID STATE LIGHTING LTD.Inventors: Ming-Hua Lo, Zhen-Yu Li, Hsing-Kuo Hsia, Hao-Chung Kuo
-
Patent number: 9312226Abstract: A semiconductor device includes a chip, a contact pad arranged over the front side of the chip and an identification mark arranged over the contact pad. The identification mark includes an information about a property of the chip.Type: GrantFiled: December 14, 2012Date of Patent: April 12, 2016Assignee: Infineon Technologies AGInventors: Stefan Martens, Berthold Schuderer, Mathias Vaupel, Raimund Peichl
-
Patent number: 9293597Abstract: Disclosed is a technique for suppressing fluctuation of device characteristics in thin film transistors using an oxide semiconductor film as a channel layer. In a thin film transistor using an oxide semiconductor film as a channel layer (4), said channel layer (4) is configured from an oxide semiconductor having as main materials a zinc oxide and tin oxide with introduced group IV elements or group V elements, wherein the ratio (A/B) of the impurity concentration (A) of the group IV elements or group V elements contained in the channel layer (4) and the impurity concentration (B) of the group III elements contained in the channel layer (4) satisfies A/B?1.0, and ideally A/B?0.3.Type: GrantFiled: July 1, 2011Date of Patent: March 22, 2016Assignee: Hitachi, Ltd.Inventors: Hiroyuki Uchiyama, Hironori Wakana
-
Patent number: 9293543Abstract: Provided is a method of forming a gate insulating film for use in a MOSFET for a power device. An AlN film is formed on a SiC substrate of a wafer W and then the formation of an AlO film and the formation of an AlN film on the formed AlO film are repeated, thereby forming an AlON film having a laminated structure in which AlO films and AlN films are alternately laminated. A heat treatment is performed on the AlON film having the laminated structure.Type: GrantFiled: October 2, 2013Date of Patent: March 22, 2016Assignees: TOKYO ELECTRON LIMITED, OSAKA UNIVERSITYInventors: Shuji Azumo, Yusaku Kashiwagi, Yuichiro Morozumi, Yu Wamura, Katsushige Harada, Kosuke Takahashi, Heiji Watanabe, Takayoshi Shimura, Takuji Hosoi
-
Patent number: 9282648Abstract: The present invention provides a composite electrode and method of manufacturing such a composite electrode, the method comprising the steps of: providing a first substrate layer with an electrically conducting surface; providing a non-conducting curable material; providing a second substrate layer which has a surface relief pattern defining at least one retaining feature corresponding to a desired metal track pattern; forming a line of contact between the conducting carrier layer and at least a part of the surface relief pattern; depositing curable material onto at least part of the surface relief pattern or the electrically conducting surface along the line of contact; advancing the line of contact and curing the curable material through the second substrate layer; releasing the cured material from the surface relief pattern feature so as to leave behind a surface relief pattern on the conducting carrier layer; depositing a first metal layer onto the exposed regions of the electrically conducting surface ofType: GrantFiled: May 9, 2011Date of Patent: March 8, 2016Assignee: Epigem LimitedInventors: Thomas Harvey, Timothy George Ryan