Patents Examined by Omar F Mojaddedi
-
Patent number: 11798882Abstract: A semiconductor package comprises a lead frame, a low side metal-oxide-semiconductor field-effect transistor (MOSFET), an E-fuse MOSFET, a high side MOSFET, a metal connection, a gate driver, an E-fuse IC, and a molding encapsulation. A buck converter comprises a smart power stage (SPS) network and an E-fuse solution network. The SPS network comprises a high side switch, a low side switch, and a gate driver. A drain of the low side switch is coupled to a source of the high side switch via a switch node. The gate driver is coupled to a gate of the high side switch and a gate of the low side switch. The E-fuse solution network comprises a sense resistor, an E-fuse switch, an E-fuse integrated circuit (IC), and an SD circuit.Type: GrantFiled: December 28, 2020Date of Patent: October 24, 2023Assignee: ALPHA AND OMEGA SEMICONDUCTOR INTERNATIONAL LPInventor: Prabal Upadhyaya
-
Patent number: 11798878Abstract: A semiconductor device includes a substrate and at least one capacitor element on each of opposite surfaces of the substrate. The at least one capacitor element includes a first electrode with a first pad and first terminals connected to the first pad, wherein the first terminals extend away from the substrate, and a second electrode with a second pad and second terminals connected to the second pad, wherein the second terminals extend toward the substrate, wherein the first terminals and the second terminals are staggered and separated by an interlayer dielectric layer.Type: GrantFiled: November 22, 2022Date of Patent: October 24, 2023Assignee: MEDIATEK SINGAPORE PTE. LTD.Inventors: Zhigang Duan, Jinghao Chen
-
Patent number: 11791425Abstract: A preparation method for a solar cell back electrode and an application thereof are provided. The method comprises setting a back electrode barrier layer and using back-side silver paste in coordination. The back electrode barrier layer comprises the following components: 20 to 80 parts by weight of metal nitride powder, nitrogen-silicon compound powder, oxide powder or low-melting-point metal powder in total; 0.5 to 5 parts by weight of lead-free glass powder; 10 to 40 parts by weight of organic carrier; and 0.1 to 1 part by weight of organic additives. The back-side silver paste comprises the following components: 5 to 60 parts by weight of hollow spherical silver powder; 5 to 30 parts by weight of flaky silver powder; 0.5 to 5 parts by weight of lead-free glass powder; 10 to 50 part by weight of organic binder; and 0.1 to 1 part by weight of organic additives.Type: GrantFiled: August 2, 2018Date of Patent: October 17, 2023Assignee: NANTONG T-SUN NEW ENERGY CO., LTD.Inventor: Peng Zhu
-
Patent number: 11791307Abstract: Devices and techniques include process steps for preparing various microelectronic components for bonding, such as for direct bonding without adhesive. The processes include providing a first bonding surface on a first surface of the microelectronic components, bonding a handle to the prepared first bonding surface, and processing a second surface of the microelectronic components while the microelectronic components are gripped at the handle. In some embodiments, the processes include removing the handle from the first bonding surface, and directly bonding the microelectronic components at the first bonding surface to other microelectronic components.Type: GrantFiled: March 23, 2021Date of Patent: October 17, 2023Assignee: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.Inventors: Chandrasekhar Mandalapu, Gaius Gillman Fountain, Jr., Guilian Gao
-
Patent number: 11791376Abstract: A capacitor structure implemented as a layered structure including a plurality of alternating dielectric and metallization layers, and a method of manufacturing such capacitor structure. The capacitor structure including at least one lateral parallel plate capacitor part (LPP part) including two first electrodes on two different layers separated by dielectric material of a plurality of the alternating layers, and at least one vertical parallel plate capacitor part (VPP part) including two second electrodes each including a plurality of superimposed slabs or bars arranged on a plurality of the metallization layers. The at least one LPP part is electrically coupled with the at least one VPP part to form the capacitor structure. A variation in capacitance value of the at least one LPP part due to a variation of thickness of dielectric material is at least partially compensated by an opposite variation in capacitance value of the at least one VPP part.Type: GrantFiled: December 22, 2021Date of Patent: October 17, 2023Assignee: COREHW SEMICONDUCTOR OYInventors: Markus Hakamo, Tomi-Pekka Takalo, Petri Kotilainen, Petri Heliƶ, Tapio Kuiri
-
Patent number: 11791368Abstract: Image quality is improved. In an image pickup element, an interval between adjacent light receiving elements on a light receiving surface is changed depending on a position on the light receiving surface. Further, the image pickup element is manufactured by a method of manufacturing the image pickup element including layering photodiodes by repeatedly performing a silicon epitaxial process and an ion injection process. Further, the image pickup element is manufactured by the method of manufacturing the image pickup element including changing an interval between the photodiodes adjacent on the light receiving surface of the image pickup element in each layer depending on a position on the light receiving surface in addition to the layering thereof.Type: GrantFiled: June 22, 2020Date of Patent: October 17, 2023Assignee: Sony CorporationInventors: Takeshi Yanagita, Yasushi Tateshita, Kazunobu Ota
-
Patent number: 11784216Abstract: A manufacturing method of a capacitive structure includes: providing a semiconductor base; forming a first mask layer on the semiconductor base, the first mask layer having a plurality of first round hole patterns distributed uniformly; forming first openings distributed uniformly on the semiconductor base by etching based on the first round hole patterns; forming a second mask layer on one side, away from the semiconductor base, of the first openings, and forming a plurality of second patterns on the second mask layer; forming second openings distributed uniformly on the semiconductor base by etching based on the second patterns; and etching the first openings and the second openings to form capacitive holes, and depositing a lower electrode layer, a dielectric layer and an upper electrode layer within the capacitive holes to form the capacitive structure.Type: GrantFiled: September 8, 2021Date of Patent: October 10, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Chaojun Sheng
-
Patent number: 11784108Abstract: Disclosed herein are structures and assemblies that may be used for thermal management in integrated circuit (IC) packages.Type: GrantFiled: August 6, 2019Date of Patent: October 10, 2023Assignee: Intel CorporationInventors: Feras Eid, Telesphor Kamgaing, Georgios Dogiamis, Aleksandar Aleksov, Johanna M. Swan
-
Patent number: 11784058Abstract: Some embodiments include an integrated structure having a semiconductor base and an insulative frame over the semiconductor base. The insulative frame has vertically-spaced sheets of first insulative material, and pillars of second insulative material between the vertically-spaced sheets. The first and second insulative materials are different from one another. Conductive plates are between the vertically-spaced sheets and are directly against the insulative pillars. Some embodiments include capacitors, and some embodiments include methods of forming capacitors.Type: GrantFiled: August 2, 2021Date of Patent: October 10, 2023Assignee: Micron Technology, Inc.Inventors: Eric Freeman, Paolo Tessariol
-
Patent number: 11778844Abstract: A light emitting element includes: a first electrode, a second electrode facing the first electrode, a first light emitting layer between the first electrode and the second electrode to emit a first light, a second light emitting layer between the first light emitting layer and the second electrode to emit a second light, and an intermediate layer including a host material between the first light emitting layer and the second light emitting layer and, wherein the intermediate layer has a thickness of from about 90 nm to 170 nm.Type: GrantFiled: June 15, 2020Date of Patent: October 3, 2023Assignee: Samsung Display Co., Ltd.Inventors: Sungwook Kim, Kyungsik Kim, SeulOng Kim, Tsuyoshi Naijo, Sung-Soo Bae, Dongchan Lee, Hyein Jeong, Hyewon Choi, Seung-Jin Chu, Jaeweon Hur
-
Patent number: 11769725Abstract: Disclosed are an integrated circuit device and a formation method thereof. The formation method of an integrated circuit device comprises the following steps: providing a substrate, wherein a first plug and a second plug are disposed inside the substrate; forming a first covering layer covering the substrate; forming, in the first region, a first opening exposing the first plug; forming a first conductive layer in the first opening; forming an isolation layer covering the first conductive layer and the first covering layer; forming, in the first region, a contact hole exposing the first conductive layer and a trench located above the contact hole and connecting with the contact hole, and forming, in the second region, a second opening exposing the second plug; and forming a conductive connection layer in the contact hole, forming a second conductive layer in the trench, and forming a fuse wire in the second opening.Type: GrantFiled: July 29, 2021Date of Patent: September 26, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Mengmeng Wang, Hsin-Pin Huang
-
Patent number: 11769790Abstract: A memory device includes a first electrode comprising a first conductive nonlinear polar material, where the first conductive nonlinear polar material comprises a first average grain length. The memory device further includes a dielectric layer comprising a perovskite material on the first electrode, where the perovskite material includes a second average grain length. A second electrode comprising a second conductive nonlinear polar material is on the dielectric layer, where the second conductive nonlinear polar material includes a third grain average length that is less than or equal to the first average grain length or the second average grain length.Type: GrantFiled: February 1, 2022Date of Patent: September 26, 2023Assignee: KEPLER COMPUTING INC.Inventors: Niloy Mukherjee, Somilkumar J. Rathi, Jason Y. Wu, Pratyush Pandey, Zeying Ren, Fnu Atiquzzaman, Gabriel Antonio Paulius Velarde, Noriyuki Sato, Mauricio Manfrini, Tanay Gosavi, Rajeev Kumar Dokania, Amrita Mathuriya, Ramamoorthy Ramesh, Sasikanth Manipatruni
-
Patent number: 11770922Abstract: Semiconductor device is provided. The semiconductor device includes a base substrate including a first region, a second region, and a third region, a first doped layer in the base substrate at the first region and a second doped layer in the base substrate at the third region, a first gate structure on the base substrate at the second region, a first dielectric layer on the base substrate, a first conductive layer on the first conductive layer and the second doped layer, a second conductive layer on a surface of the first conductive layer, and a third conductive layer on a contact region of the first gate structure. The second region is between the first region and the third region. The contact region is at a top of the first gate structure. A minimum distance between the second conductive layer and the third conductive layer is greater than zero.Type: GrantFiled: December 19, 2022Date of Patent: September 26, 2023Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Fei Zhou
-
Patent number: 11769816Abstract: Some embodiments include ferroelectric assemblies. Some embodiments include a capacitor which has ferroelectric insulative material between a first electrode and a second electrode. The capacitor also has a metal oxide between the second electrode and the ferroelectric insulative material. The metal oxide has a thickness of less than or equal to about 30 ?. Some embodiments include a method of forming an assembly. A first capacitor electrode is formed over a semiconductor-containing base. Ferroelectric insulative material is formed over the first electrode. A metal-containing material is formed over the ferroelectric insulative material. The metal-containing material is oxidized to form a metal oxide from the metal-containing material. A second electrode is formed over the metal oxide.Type: GrantFiled: October 25, 2022Date of Patent: September 26, 2023Assignee: Micron Technology, Inc.Inventors: Albert Liao, Manzar Siddik
-
Patent number: 11765881Abstract: A semiconductor structure with a capacitor landing pad includes a substrate. A capacitor contact plug is disposed on the substrate. A capacitor landing pad contacts and electrically connects the capacitor contact plug. A bit line is disposed on the substrate. A dielectric layer surrounds the capacitor landing pad. The dielectric layer includes a bottom surface lower than a top surface of the bit line.Type: GrantFiled: December 7, 2022Date of Patent: September 19, 2023Assignees: UNITED MICROELECTRONICS CORP., Fujian Jinhua Integrated Circuit Co., Ltd.Inventors: Li-Wei Feng, Shih-Fang Tzou, Chien-Ting Ho, Ying-Chiao Wang, Yu-Ching Chen, Hui-Ling Chuang, Kuei-Hsuan Yu
-
Patent number: 11742351Abstract: Disclosed are semiconductor devices and methods of manufacturing the same. The semiconductor device comprises a first transistor on a substrate, and a second transistor on the substrate. Each of the first and second transistors includes a plurality of semiconductor patterns vertically stacked on the substrate and vertically spaced apart from each other, and a gate dielectric pattern and a work function pattern filling a space between the semiconductor patterns. The work function pattern of the first transistor includes a first work function metal layer, the work function pattern of the second transistor includes the first work function metal layer and a second work function metal layer, the first work function metal layer of each of the first and second transistors has a work function greater than that of the second work function metal layer, and the first transistor has a threshold voltage less than that of the second transistor.Type: GrantFiled: July 26, 2021Date of Patent: August 29, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Dongsoo Lee, Wonkeun Chung, Hoonjoo Na, Suyoung Bae, Jaeyeol Song, Jonghan Lee, HyungSuk Jung, Sangjin Hyun
-
Patent number: 11742409Abstract: Semiconductor devices and methods of forming the same include forming a stack of alternating first and second sacrificial layers. The first sacrificial layers are recessed relative to the second sacrificial layers. Replacement channel layers are grown from sidewalls of the first sacrificial layers. A first source/drain region is grown from the replacement channel layer. The recessed first sacrificial layers are etched away. A second source/drain region is grown from the replacement channel layer. The second sacrificial layers are etched away. A gate stack is formed between and around the replacement channel layers.Type: GrantFiled: June 14, 2021Date of Patent: August 29, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jingyun Zhang, Choonghyun Lee, Chun Wing Yeung, Robin Hsin Kuo Chao, Heng Wu
-
Patent number: 11728276Abstract: Semiconductor devices having optical routing layers, and associated systems and methods, are disclosed herein. In one embodiment, a method of manufacturing a semiconductor device includes forming conductive pads on a first side of a substrate and electrically coupled to conductive material of vias extending partially through the substrate. The method further includes removing material from a second side of the substrate so that the conductive material of the vias projects beyond the second side of the substrate to define projecting portions of the conductive material. The method also includes forming an optical routing layer on the second side of the substrate and at least partially around the projecting portions of the conductive material.Type: GrantFiled: August 30, 2021Date of Patent: August 15, 2023Assignee: Micron Technology, Inc.Inventor: John F. Kaeding
-
Patent number: 11721649Abstract: Microelectronic assemblies, and related devices and methods, are disclosed herein. For example, in some embodiments, a microelectronic assembly may include a die having a front side and a back side, the die comprising a first material and conductive contacts at the front side; and a thermal layer attached to the back side of the die, the thermal layer comprising a second material and a conductive pathway, wherein the conductive pathway extends from a front side of the thermal layer to a back side of the thermal layer.Type: GrantFiled: May 19, 2022Date of Patent: August 8, 2023Assignee: Intel CorporationInventors: Adel A. Elsherbini, Patrick Morrow, Henning Braunisch, Kimin Jun, Brennen Mueller, Shawna M. Liff, Johanna M. Swan, Paul B. Fischer
-
Patent number: 11723287Abstract: A magnetic tunnel junction (MTJ) device includes a bottom electrode, a reference layer, a tunnel barrier layer, a free layer and a top electrode. The bottom electrode and the top electrode are facing each other. The reference layer, the tunnel barrier layer and the free layer are stacked from the bottom electrode to the top electrode, wherein the free layer includes a first ferromagnetic layer, a spacer and a second ferromagnetic layer, wherein the spacer is sandwiched by the first ferromagnetic layer and the second ferromagnetic layer, wherein the spacer includes oxidized spacer sidewall parts, the first ferromagnetic layer includes first oxidized sidewall parts, and the second ferromagnetic layer includes second oxidized sidewall parts. The present invention also provides a method of manufacturing a magnetic tunnel junction (MTJ) device.Type: GrantFiled: September 29, 2022Date of Patent: August 8, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Da-Jun Lin, Shih-Wei Su, Bin-Siang Tsai, Ting-An Chien