Patents Examined by Robert G Bachner
-
Patent number: 11955329Abstract: A method of forming a semiconductor device includes forming a first conductive feature on a bottom surface of an opening through a dielectric layer. The forming the first conductive feature leaves seeds on sidewalls of the opening. A treatment process is performed on the seeds to form treated seeds. The treated seeds are removed with a cleaning process. The cleaning process may include a rinse with deionized water. A second conductive feature is formed to fill the opening.Type: GrantFiled: April 28, 2023Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Cheng-Wei Chang, Min-Hsiu Hung, Chun-I Tsai, Ken-Yu Chang, Yi-Ying Liu
-
Patent number: 11956958Abstract: Methods for forming a semiconductor device are disclosed. According to some aspects, a first implantation is performed on a first of a first semiconductor structure to form a buried stop layer in the first substrate. A second semiconductor device is formed. The first semiconductor structure and the second semiconductor device are bonded. The first substrate is thinned and the buried stop layer is removed, and an interconnect layer is formed above the thinned first substrate.Type: GrantFiled: April 22, 2021Date of Patent: April 9, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: He Chen
-
Patent number: 11955411Abstract: The semiconductor device includes a semiconductor element, a first lead, and a second lead. The semiconductor element has an element obverse surface and an element reverse surface spaced apart from each other in a thickness direction. The semiconductor element includes an electron transit layer disposed between the element obverse surface and the element reverse surface and formed of a nitride semiconductor, a first electrode disposed on the element obverse surface, and a second electrode disposed on the element reverse surface and electrically connected to the first electrode. The semiconductor element is mounted on the first lead, and the second electrode is joined to the first lead. The second lead is electrically connected to the first electrode. The semiconductor element is a transistor. The second lead is spaced apart from the first lead and is configured such that a main current to be subjected to switching flows therethrough.Type: GrantFiled: April 5, 2023Date of Patent: April 9, 2024Assignee: ROHM CO., LTD.Inventors: Koshun Saito, Tsuyoshi Tachi
-
Patent number: 11956959Abstract: A semiconductor memory device includes a semiconductor substrate including a diode formed in an upper layer portion of the semiconductor substrate, a first insulating film provided above the semiconductor substrate, a first conductive film provided above the first insulating film and coupled to the diode, a stacked body provided above the first conductive film, an insulator and an electrode film being stacked alternately in the stacked body, a semiconductor member piercing the stacked body and being connected to the first conductive film, and a charge storage member provided between the electrode film and the semiconductor member.Type: GrantFiled: May 24, 2021Date of Patent: April 9, 2024Assignee: Kioxia CorporationInventors: Jun Fujiki, Shinya Arai, Kotaro Fujii
-
Patent number: 11945040Abstract: The present invention relates to an electric resistance welder that includes a compressor, a welding holder, and a welding rod, wherein air compressed by the compressor may be introduced into the welding rod through the welding holder and is then discharged through air outlets formed in the welding rod.Type: GrantFiled: October 30, 2019Date of Patent: April 2, 2024Assignee: LG ENERGY SOLUTION, LTD.Inventors: Jaewoong Jung, Yeo Min Yoon, Kyungwook Cho
-
Patent number: 11948997Abstract: Embodiments of the disclosure are in the field of advanced integrated circuit structure fabrication and, in particular, 10 nanometer node and smaller integrated circuit structure fabrication and the resulting structures. In an example, an integrated circuit structure includes a fin. A gate dielectric layer is over the top of the fin and laterally adjacent the sidewalls of the fin. A gate electrode is over the gate dielectric layer over the top of the fin and laterally adjacent the sidewalls of the fin. First and second semiconductor source or drain regions are adjacent the first and second sides of the gate electrode, respectively. First and second trench contact structures are over the first and second semiconductor source or drain regions, respectively, the first and second trench contact structures both comprising a U-shaped metal layer and a T-shaped metal layer on and over the entirety of the U-shaped metal layer.Type: GrantFiled: April 17, 2023Date of Patent: April 2, 2024Assignee: Intel CorporationInventors: Subhash M. Joshi, Jeffrey S. Leib, Michael L. Hattendorf
-
Patent number: 11944017Abstract: The present disclosure provides a semiconductor structure. The semiconductor structure includes an insulation layer. A bottom electrode via is disposed in the insulation layer. The bottom electrode via includes a conductive portion and a capping layer over the conductive portion. A barrier layer surrounds the bottom electrode via. A magnetic tunneling junction (MTJ) is disposed over the bottom electrode via.Type: GrantFiled: May 5, 2023Date of Patent: March 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Tai-Yen Peng, Yu-Shu Chen, Chien Chung Huang, Sin-Yi Yang, Chen-Jung Wang, Han-Ting Lin, Jyu-Horng Shieh, Qiang Fu
-
Patent number: 11937432Abstract: Embodiments provide a semiconductor device capable of being highly integrated. A semiconductor device includes a semiconductor substrate, a first insulating layer formed toward an inside of a semiconductor substrate from a main surface of the semiconductor substrate, and a transistor formed on the first insulating layer. the transistor has a first semiconductor layer formed on the first insulating layer to be insulated from the semiconductor substrate, a second insulating layer provided on a second region among of a first region, the second region, and a third region sequentially arranged in a first direction along the main surface of the first semiconductor layer, and a first conductive layer provided on the second insulating layer. a first contact is connected to the first region of the first semiconductor layer, a second contact is connected to the third region of the first semiconductor layer, and a third contact is connected to the first conductive layer.Type: GrantFiled: August 27, 2021Date of Patent: March 19, 2024Assignee: KIOXIA CORPORATIONInventor: Hiroyuki Kutsukake
-
Patent number: 11935798Abstract: A control circuit is included in a first die of a stacked semiconductor device. The first die further includes a transistor that is electrically connected to the control circuit. The transistor is configured to be controlled by the control circuit to selectively block a die-to-die interconnect. In this way, the die-to-die interconnect may be selectively blocked to isolate the first die and a second die of the stacked semiconductor device for independent testing after bonding. This may increase the effectiveness of a testing to identify and isolate defects in the first die or the second die, which may further increase the effectiveness of performing rework or repair on the stacked semiconductor device.Type: GrantFiled: June 29, 2021Date of Patent: March 19, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jen-Yuan Chang
-
Patent number: 11930630Abstract: A Dynamic Random Access Memory (DRAM) capacitor and a preparation method therefor are provided. The DRAM capacitor includes a dielectric layer, and the dielectric layer includes a high dielectric material layer, and low dielectric loss material layers provided on both side surfaces of the high dielectric material layer.Type: GrantFiled: September 10, 2021Date of Patent: March 12, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Zhuo Chen, Ying-Chih Wang, Shih-Shin Wang
-
Patent number: 11929378Abstract: A light detection device includes: a back-illuminated light receiving element; a circuit element; a connection member; an underfill; and a light shielding mask. The light shielding mask includes a frame having an opening and a light shielding layer formed on an inner surface of the opening. A first opening edge on the side of the circuit element in the opening is located at the outside of an outer edge of the light receiving element. A second opening edge opposite to the circuit element in the opening is located at the inside of the outer edge of the light receiving element. The opening is narrowed from the first opening edge toward the second opening edge. A width of the frame increases from the first opening edge toward the second opening edge. The underfill reaches a gap between the light receiving element and the light shielding layer.Type: GrantFiled: March 13, 2023Date of Patent: March 12, 2024Assignee: HAMAMATSU PHOTONICS K.K.Inventors: Nao Inoue, Ryosuke Koike, Haruyuki Nakayama
-
Patent number: 11929290Abstract: A method is provided for producing a plurality of transistors on a substrate comprising at least two adjacent active areas separated by at least one electrically-isolating area, each transistor of the plurality of transistors including a gate having a silicided portion, and first and second spacers on either side of the gate, the first spacers being located on sides of the gate and the second spacers being located on sides of the first spacers. The method includes forming the gates of the transistors, forming the first spacers, forming the second spacers, siliciding the gates so as to form the silicided portions of the gates, and removing the second spacers. The removal of the second spacers takes place during the silicidation of the gates and before the silicided portions are fully formed.Type: GrantFiled: August 30, 2021Date of Patent: March 12, 2024Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Fabrice Nemouchi, Clemens Fitz, Nicolas Posseme
-
Patent number: 11919101Abstract: A butt-welding device and a method for butt welding workpieces, especially for double-upset resistance-pressure butt-welding of workpieces, particularly wires, strands and profiles, has first and second clamping members for receiving the ends of the workpieces that are to be joined. At least one clamping means can be moved between a starting position and a welding position. At least one deburring tool is provided for deburring the welded workpiece ends. In addition, at least one sensor is provided to determine the geometric dimensions of the workpieces that are to be joined, especially the diameter, the width or the height in the joining plane or substantially parallel thereto, wherein a control unit controls the movement of the clamping members and/or of the deburring tool as a function of the geometric dimension.Type: GrantFiled: December 2, 2019Date of Patent: March 5, 2024Assignee: August Strecker GmbH & Co. KG Elektro-Schweissmaschinen FabrikInventor: Michael Stock
-
Patent number: 11916093Abstract: The present technology relates to a solid-state imaging device, a driving method therefor, and an electronic apparatus capable of acquiring a signal to detect phase difference and a signal to generate a high dynamic range image at the same time. The solid-state imaging device includes a pixel array unit in which a plurality of pixels that receives light of a same color is arranged under one on-chip lens. The plurality of pixels uses at least one pixel transistor in a sharing manner, some pixels out of the plurality of pixels are set to have a first exposure time, and other pixels are set to have a second exposure time shorter than the first exposure time. The present technology can be applied to, for example, a solid-state imaging device or the like.Type: GrantFiled: November 12, 2021Date of Patent: February 27, 2024Assignee: SONY GROUP CORPORATIONInventors: Akira Tanaka, Shohei Shimada
-
Patent number: 11916165Abstract: Monolithic LED chips are disclosed comprising a plurality of active regions on a submount, wherein the submount comprises integral electrically conductive interconnect elements in electrical contact with the active regions and electrically connecting at least some of the active regions in series. The submount also comprises an integral insulator element electrically insulating at least some of the interconnect elements and active regions from other elements of the submount. The active regions are mounted in close proximity to one another with at least some of the active regions having a space between adjacent ones of the active regions that is 10 percent or less of the width of one or more of the active regions. The space is substantially not visible when the LED chip is emitting, such that the LED chips emits light similar to a filament.Type: GrantFiled: October 2, 2020Date of Patent: February 27, 2024Assignee: CreeLED, Inc.Inventors: Kevin W. Haberern, Matthew Donofrio, Bennett Langsdorf, Thomas Place, Michael John Bergmann
-
Patent number: 11914403Abstract: A method for changing a set point of a system where period of a dominant resonance of the system is determined, a change profile for the set point change is processed; a time period for the set point change based on the period of the dominant resonance in order to minimize excitation of the dominant resonance is also processed; and the set point change is actioned according to the processed change profile and the time period.Type: GrantFiled: November 9, 2020Date of Patent: February 27, 2024Assignee: SCHLUMBERGER TECHNOLOGY CORPORATIONInventors: Benjamin Peter Jeffryes, John Cook, Steven Antony Gahlings
-
Patent number: 11910609Abstract: A semiconductor memory device includes a substrate including a first to a fourth region, first conductive layers from the first to second region, second conductive layers from the fourth to second region, third conductive layers from the first to third region, fourth conductive layers from the fourth to third region, a first semiconductor column opposed to the first and third conductive layers in the first region, a second semiconductor column opposed to the second and fourth conductive layers in the fourth region, first and second contacts connected to the first and the second conductive layers in the second region, third and fourth contacts connected to the third and fourth conductive layers in the third region, first wirings connected to the first and second contacts in the second region, and second wirings connected to the third and fourth contacts in the third region.Type: GrantFiled: February 23, 2021Date of Patent: February 20, 2024Assignee: Kioxia CorporationInventor: Masaki Unno
-
Patent number: 11908739Abstract: Advanced flat metals for microelectronics are provided. While conventional processes create large damascene features that have a dishing defect that causes failure in bonded devices, example systems and methods described herein create large damascene features that are planar. In an implementation, an annealing process creates large grains or large metallic crystals of copper in large damascene cavities, while a thinner layer of copper over the field of a substrate anneals into smaller grains of copper. The large grains of copper in the damascene cavities resist dishing defects during chemical-mechanical planarization (CMP), resulting in very flat damascene features. In an implementation, layers of resist and layers of a second coating material may be applied in various ways to resist dishing during chemical-mechanical planarization (CMP), resulting in very flat damascene features.Type: GrantFiled: November 13, 2020Date of Patent: February 20, 2024Assignee: ADEIA SEMICONDUCTOR TECHNOLOGIES LLCInventor: Cyprian Emeka Uzoh
-
Patent number: 11910592Abstract: A capacitor may include a lower electrode, a dielectric layer structure on the lower electrode, and an upper electrode on the dielectric layer structure. The dielectric layer structure may include a plurality of dielectric layers and at least one insert layer structure between ones of the plurality of dielectric layers. The insert layer structure may include a plurality of zirconium oxide layers and at least one insert layer. The insert layer may be between ones of the plurality of zirconium oxide layers. The capacitor may have a high capacitance and low leakage currents.Type: GrantFiled: March 23, 2022Date of Patent: February 20, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Kyooho Jung, Dongkwan Baek, Cheoljin Cho
-
Patent number: 11908778Abstract: A semiconductor module includes: a semiconductor element having a first main electrode and a second main electrode; a first conductive member and a second conductive member connected to the first main electrode and the second main electrode, respectively, and placed to sandwich the semiconductor element; and a main terminal including a first main terminal continuous from the first conductive member and a second main terminal continuous from the second conductive member. The main terminal has a facing portion, a non-facing portion, a first connection portion, and a second connection portion. In a width direction, a formation position of the second connection portion overlaps with a formation position of the first connection portion.Type: GrantFiled: September 8, 2021Date of Patent: February 20, 2024Assignee: DENSO CORPORATIONInventors: Hiroshi Ishino, Ryota Miwa, Shoichiro Omae, Takuo Nagase