Patents Examined by Tri M Hoang
-
Patent number: 11437081Abstract: Disclosed herein are related to operating a memory system including memory banks and buffers. Each buffer may perform a write process to write data to a corresponding memory bank. In one aspect, the memory system includes a buffer controller including a queue register, a first pointer register, a second pointer register, and a queue controller. In one aspect, the queue register includes entries, where each entry may store an address of a corresponding memory bank. The first pointer register may indicate a first entry storing an address of a memory bank, on which the write process is predicted to be completed next. The second pointer register may indicate a second entry to be updated. The queue controller may configure the queue register according to the first pointer register and the second pointer register, and configure one or more buffers to perform the write process, according to the entries.Type: GrantFiled: June 11, 2021Date of Patent: September 6, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventor: Shih-Lien Linus Lu
-
Patent number: 11437088Abstract: A nonvolatile memory includes; a memory cell array including memory cells commonly connected to a first signal line, a first row decoder including a first pass transistor configured to provide a driving voltage to one end of the first signal line, and a second row decoder including a second pass transistor configured to provide the driving voltage to an opposing end of the first signal line. An ON-resistance of the first pass transistor is different from an ON-resistance of the second pass transistor. A first wiring line having a first resistance connects the first pass transistor and the one end of the first signal line and a second wiring line having a second resistance different from the first resistance connects the second pass transistor and the opposing end of the first signal line.Type: GrantFiled: April 25, 2021Date of Patent: September 6, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Youngjae Kim, Jincheol Kim, Ahreum Kim, Homoon Shin, Dooho Cho, Yongsung Cho
-
Patent number: 11430709Abstract: A semiconductor device is provided, including multiple memory chips and a temperature detection module. The temperature detection circuit includes: multiple temperature sensitive units, arranged on the memory chips to detect temperatures of the memory chips; and a processing unit. The multiple temperature sensitive units share the processing unit with each other. The processing unit is configured to process a signal of at least one of the temperature sensitive units. The processing unit includes a calibration value memory cell and a calibration unit. The calibration value memory cell is configured to store a calibration value corresponding to the temperature sensitive unit. The calibration unit is configured to calibrate the temperature sensitive unit according to the calibration value.Type: GrantFiled: July 30, 2021Date of Patent: August 30, 2022Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Shuliang Ning
-
Patent number: 11430515Abstract: A resistive memory device includes a memory cell array, control logic, a voltage generator, and a read-out circuit. The memory cell array includes memory cells connected to bit lines. Each memory cell includes a variable resistance element to store data. The control logic receives a read command and generates a voltage control signal for generating a plurality of read voltages based on the read command. The voltage generator sequentially applies the read voltages to the bit lines based on the voltage control signal. The read-out circuit is connected to the bit lines. The control logic determines values of data stored in the memory cells by controlling the read-out circuit to sequentially compare values of currents sequentially output from the memory cells in response to the plurality of read voltages with a reference current.Type: GrantFiled: September 29, 2020Date of Patent: August 30, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyunghwan Lee, Yongseok Kim, Cheonan Lee, Satoru Yamada, Junhee Lim
-
Patent number: 11430508Abstract: An array of memory cells is arranged into a plurality of columns and rows. A first signal line extends through a first column of the plurality of columns. The first signal line is electrically coupled to the memory cells in the first column. A first end portion of the first signal line is configured to receive a logic high signal from a first circuit during a first operational state of the memory device and a logic low signal from the first circuit during a second operational state of the memory device. A second circuit includes a plurality of transistors. The transistors are configured to be turned on or off to electrically couple a second end portion of the first signal line to a logic low source when the first end portion of the first signal line is configured to receive the logic low signal from the first circuit.Type: GrantFiled: April 19, 2021Date of Patent: August 30, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Jhon Jhy Liaw
-
Patent number: 11430791Abstract: A semiconductor device capable of obtaining the threshold voltage of a transistor is provided. The semiconductor device includes a first transistor, a first capacitor, a first output terminal, a first switch, and a second switch. A gate and a source of the first transistor are electrically connected to each other. A first terminal of the first capacitor is electrically connected to the source. A second terminal and the first output terminal of the first capacitor are electrically connected to a back gate of the first transistor. The first switch controls input of a first voltage to the back gate. A second voltage is input to a drain of the first transistor. The second switch controls input of a third voltage to the source.Type: GrantFiled: January 11, 2019Date of Patent: August 30, 2022Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hitoshi Kunitake, Ryunosuke Honda, Tomoaki Atsumi
-
Patent number: 11424233Abstract: A method is provided. The method includes providing a first die and a second die. The first die may include a memory array that includes a plurality of memory cells and a sensing element. The second die may include an address decoder associated with the memory array of the first die. The method also includes coupling the second die to the sensing element of the first die, and providing an encapsulant at least partially encapsulating the first die and the second die.Type: GrantFiled: April 8, 2021Date of Patent: August 23, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yi-Ching Liu, Yih Wang, Chia-En Huang
-
Patent number: 11423950Abstract: A solid state drive (SSD) device, including a substrate; a first buffer chip disposed on the substrate; a second buffer chip disposed on the first buffer chip; a plurality of first nonvolatile memory chips connected to the second buffer chip through wire bonding; a controller configured to transmit a control signal to the plurality of first nonvolatile memory chips through a first channel; and a first redistribution layer disposed in the substrate and configured to electrically connect the first channel to the first buffer chip, wherein the first buffer chip is connected to the first redistribution layer through flip chip bonding, and the second buffer chip is connected to the first redistribution layer through a first wire.Type: GrantFiled: May 28, 2020Date of Patent: August 23, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ji Woon Park, Jae-Sang Yun
-
Patent number: 11423996Abstract: A memory apparatus and method of operation is provided. The apparatus includes a block of memory cells. Each of the memory cells is connected to one of a plurality of word lines and arranged in strings. Each of the memory cells is also configured to retain a threshold voltage corresponding to one of a plurality of data states and be erased in an erase operation. A control circuit is coupled to the word lines and the strings and is configured to identify ones of the strings having a faster relative erase speed compared to others of the strings. During the erase operation, the control circuit raises the threshold voltage of the memory cells associated with the ones of the strings having the faster relative erase speed while not raising the threshold voltage of the memory cells associated with the others of the strings.Type: GrantFiled: May 18, 2021Date of Patent: August 23, 2022Assignee: SanDisk Technologies LLCInventors: Xiang Yang, Yi Song, Fanqi Wu
-
Patent number: 11417396Abstract: Some embodiments include apparatuses and methods of operating the apparatuses. One of the apparatuses includes a memory cell string having first, second, third, fourth, and fifth memory cells; access lines including first, second, third, fourth, and fifth access lines coupled to the first, second, third, fourth, and fifth memory cells, respectively, and a module. The first memory cell is between the second and third memory cells. The second memory cell is between the first and fourth memory cells. The third memory cell is between the first and fifth memory cells. The module is to couple the first access line to a ground node at a first time of a memory operation, couple the second and third access lines to the ground node at a second time of the operation after the first time, and couple the fourth and fifth access lines to the ground node at a third time of the operation after the second time.Type: GrantFiled: October 9, 2020Date of Patent: August 16, 2022Assignee: Micron Technology, Inc.Inventors: Albert Fayrushin, Augusto Benvenuti, Akira Goda, Luca Laurin, Haitao Liu
-
Patent number: 11417379Abstract: A magnetoresistive memory device includes a magnetic tunnel junction including a free layer, at least two tunneling dielectric barrier layers, and at least one metallic quantum well layer. The quantum well layer leads to the resonant electron tunneling through the magnetic tunnel junction in such a way that it strongly enhances the tunneling probability for one of the magnetization states of the free layer, while this tunneling probability remains much smaller in the opposite magnetization state of the free layer. The device can be configured in a spin transfer torque device configuration, a voltage-controlled magnetic anisotropy, a voltage controlled exchange coupling device configuration, or a spin-orbit-torque device configuration.Type: GrantFiled: October 27, 2020Date of Patent: August 16, 2022Assignee: SANDISK TECHNOLOGIES LLCInventors: Alan Kalitsov, Bhagwati Prasad, Derek Stewart
-
Patent number: 11409354Abstract: Methods, systems, and devices for multi-voltage operation for driving a multi-mode channel are described. A transmitting device and a receiving device may be coupled via a channel, and the channel may support multiple modes such as a terminated mode and an unterminated mode. A driver may be coupled with the channel, and a voltage supply for the driver may be adjusted based on the mode of the channel, such as based on whether the channel is terminated or unterminated. Adjusting the voltage supply may result in similar or otherwise desirable voltage levels on the channel for each mode of the channel.Type: GrantFiled: April 15, 2020Date of Patent: August 9, 2022Assignee: Micron Technology, Inc.Inventors: Martin Brox, Thomas Hein
-
Patent number: 11410712Abstract: A memory system of a high-speed operation can be realized by reducing an influence of reflection signals etc. caused by branching and impedance mismatching in various wirings between a memory controller and a memory module, and an influence due to transmission delays of data, command/address, and clocks in the memory module. To this end, a memory system comprises a memory controller and a memory module mounted with DRAMs. A buffer is mounted on the memory module. The buffer and the memory controller are connected to each other via data wiring, command/address wiring, and clock wiring. The DRAMs and the buffer on the memory module are connected to each other via internal data wiring, internal command/address wiring, and internal cock wiring. The data wiring, the command/address wiring, and the clock wiring may be connected to buffers of other memory modules in cascade.Type: GrantFiled: May 14, 2021Date of Patent: August 9, 2022Assignee: LONGITUDE LICENSING LIMITEDInventor: Yoshinori Matsui
-
Patent number: 11404108Abstract: The present disclosure includes apparatuses and methods related to copying data in a memory system with an artificial intelligence (AI) mode. An apparatus can receive a command indicating that the apparatus operate in an artificial intelligence (AI) mode, a command to perform AI operations using an AI accelerator based on a status of a number of registers, and a command to copy data between memory devices that are performing AI operations. The memory system can copy neural network data, activation function data, bias data, input data, and/or output data from a first memory device to a second memory device, such that that the first memory device can use the neural network data, activation function data, bias data, input data, and/or output data in a first AI operation and the second memory device can use the neural network data, activation function data, bias data, input data, and/or output data in a second AI operation.Type: GrantFiled: May 24, 2021Date of Patent: August 2, 2022Assignee: Micron Technology, Inc.Inventor: Alberto Troia
-
Patent number: 11404095Abstract: Methods, systems, and devices for reduced pin status register are described. An apparatus may include a first memory die and a second memory die each coupled with a data bus. The apparatus may further include a controller coupled with the first memory die and the second memory die via the data bus that is configured to transmit a first command associated with a first operation to the first memory die and a second command associated with a second operation to the second memory die. The controller may further transmit a third command concurrently to the first memory die and the second memory die, the third command requesting a first status of the first operation and a second status of the second operation. The controller may receive the first status and the second status concurrently via the data bus from the first memory die and the second memory die.Type: GrantFiled: January 21, 2021Date of Patent: August 2, 2022Assignee: Micron Technology, Inc.Inventor: Giuseppe Cariello
-
Patent number: 11404420Abstract: Methods of operating semiconductor memory devices with floating body transistors, using a silicon controlled rectifier principle are provided, as are semiconductor memory devices for performing such operations.Type: GrantFiled: April 16, 2021Date of Patent: August 2, 2022Assignee: Zeno Semiconductor, Inc.Inventor: Yuniarto Widjaja
-
Patent number: 11404126Abstract: The present technology relates to a page buffer and a semiconductor memory device including the page buffer. The page buffer includes a first latch circuit configured to store data corresponding to one of a first program state and a second program state, a bit line controller connected to a bit line of a memory block and precharging the bit line by applying one of a first set voltage and a second set voltage to the bit line according to the data stored in the first latch circuit during a bit line precharge operation in a program verify operation, and a second latch circuit connected to the bit line controller through a main sensing node and configured to sense first verify data according to a potential level of the main sensing node during the program verify operation.Type: GrantFiled: August 11, 2020Date of Patent: August 2, 2022Assignee: SK hynix Inc.Inventors: Kang Woo Park, Soo Yeol Chai
-
Patent number: 11398262Abstract: Technology for limiting a voltage difference between two selected conductive lines in a cross-point array when using a forced current approach is disclosed. In one aspect, the selected word line voltage is clamped to a voltage limit while driving an access current through a region of the selected word line and through a region of the selected bit line. The access current flows through the memory cell to allow a sufficient voltage to successfully read or write the memory cell, while not placing undue stress on the memory cell. In some aspects, the maximum voltage that is permitted on the selected word line depends on the location of the selected memory cell in the cross-point memory array. This allows memory cells for which there is a larger IR drop to receive an adequate voltage, while not over-stressing memory cells for which there is a smaller IR drop.Type: GrantFiled: April 16, 2021Date of Patent: July 26, 2022Assignee: SanDisk Technologies LLCInventors: Michael Nicolas Albert Tran, Ward Parkinson, Michael Grobis, Nathan Franklin
-
Patent number: 11393512Abstract: A memory device is provided, the memory device includes multiple cells arranged in a matrix of multiple rows and multiple columns. The memory device further includes multiple bit lines each of which is connected to first cells of the multiple cells arranged in a row of the multiple rows. A voltage control circuit is connectable to a selected bit line of the multiple bit lines and includes a voltage detection circuit that detects an instantaneous supply voltage and a voltage source selection circuit connected to the voltage detection circuit. The voltage source selection circuit selects a voltage source from multiple voltage sources based on the detected instantaneous supply voltage. The voltage source selection circuit includes a switch that connects the selected voltage source to the selected bit line to provide a write voltage.Type: GrantFiled: October 2, 2020Date of Patent: July 19, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien-An Lai, Chung-Cheng Chou, Yu-Der Chih
-
Patent number: 11380385Abstract: A memory device includes an input pad, a first rank, a second rank, a first voltage detector, and a second voltage detector. The input pad is configured to receive an input voltage. The first voltage detector is coupled to the input pad, the first voltage detector is configured to receive the input voltage, and the first voltage detector is configured to transmit the input voltage to the first rank. The second voltage detector is coupled to the first voltage detector through a first through-silicon via, the second voltage detector is configured to receive the input voltage, and the second voltage detector is configured to transmit the input voltage to the second rank according to a control signal transmitted from the first voltage detector through the first voltage detector, so as to decide a state of the second rank.Type: GrantFiled: January 13, 2021Date of Patent: July 5, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Ting-Shuo Hsu, Chih-Wei Shen