Patents Examined by Tuan T. Nguyen
-
Patent number: 11944273Abstract: Fluorescence videostroboscopy imaging is described. A system includes an emitter for emitting pulses of electromagnetic radiation and an image sensor comprising a pixel array for sensing reflected electromagnetic radiation. The system includes a controller configured to cause the emitter to emit the pulses of electromagnetic radiation at a strobing frequency determined based on a vibration frequency of vocal cords of a user. The system is such that at least a portion of the pulses of electromagnetic radiation emitted by the emitter comprises electromagnetic radiation having a wavelength from about 770 nm to about 790 nm and from about 795 nm to about 815 nm.Type: GrantFiled: March 6, 2020Date of Patent: April 2, 2024Assignee: Cilag GmbH InternationalInventors: Joshua D. Talbert, Donald M. Wichern
-
Patent number: 11948637Abstract: A semiconductor memory cell and arrays of memory cells are provided In at least one embodiment, a memory cell includes a substrate having a top surface, the substrate having a first conductivity type selected from a p-type conductivity type and an n-type conductivity type; a first region having a second conductivity type selected from the p-type and n-type conductivity types, the second conductivity type being different from the first conductivity type, the first region being formed in the substrate and exposed at the top surface; a second region having the second conductivity type, the second region being formed in the substrate, spaced apart from the first region and exposed at the top surface; a buried layer in the substrate below the first and second regions, spaced apart from the first and second regions and having the second conductivity type; a body region formed between the first and second regions and the buried layer, the body region having the first conductivity type; a gate positioned between theType: GrantFiled: December 23, 2022Date of Patent: April 2, 2024Assignee: Zeno Semiconductor, Inc.Inventor: Yuniarto Widjaja
-
Patent number: 11948626Abstract: A novel semiconductor device is provided. The semiconductor device includes a driver circuit including a plurality of transistors using a silicon substrate for channels, and a first transistor layer and a second transistor layer including a plurality of transistors using a metal oxide for channels. The first transistor layer and the second transistor layer are provided over the silicon substrate layer. The first transistor layer includes a first memory cell including a first transistor and a first capacitor. The first transistor is electrically connected to a first local bit line. The second transistor layer includes a second transistor whose gate is electrically connected to the first local bit line and a first correction circuit electrically connected to the second transistor. The first correction circuit is electrically connected to a first global bit line.Type: GrantFiled: March 16, 2020Date of Patent: April 2, 2024Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Seiya Saito, Yuto Yakubo, Tatsuya Onuki, Shuhei Nagatsuka
-
Patent number: 11945144Abstract: A tip part assembly for an endoscope, a method for assembling the tip part assembly, and an endoscope including the tip part assembly. The tip part assembly includes a flexible printed circuit having connection points, a camera module including a connection surface comprising connection points arranged in a first connection point pattern for electrical communication with the connection points of the flexible printed circuit, and a converter circuit board including a first surface including connection points arranged substantially in the first connection point pattern and a second surface including connection points arranged in a second connection point pattern being different than the first connection point pattern, wherein the first surface connection points are connected to the connection surface connection points, and wherein the second surface connection points are connected to the connection points of the flexible printed circuit.Type: GrantFiled: September 4, 2020Date of Patent: April 2, 2024Assignee: AMBU A/SInventor: Morten Sørensen
-
Patent number: 11942173Abstract: A memory apparatus includes an address decoding circuit configured to output a test redundancy address based on an address that is transmitted from a memory controller; and a redundancy address check circuit configured to determine whether the test redundancy address is replacing a failed address, in order to perform an ECC test operation by using the test redundancy address.Type: GrantFiled: September 13, 2021Date of Patent: March 26, 2024Assignee: SK hynix Inc.Inventors: Heeeun Choi, Yeong Han Jeong
-
Patent number: 11942137Abstract: A memory controller, to control a semiconductor memory device, includes an access pattern profiler, a row hammer prediction neural network, and a memory interface. The access pattern profiler generates an access pattern profile based on a row access pattern on a portion of memory cell rows of the semiconductor memory device during a reference time interval posterior to a refresh interval during which the memory cell rows are refreshed. The row hammer prediction neural network predicts a probability of occurrence based on the access pattern profile. In response to the probability being equal to or greater than a reference value, the row hammer prediction neural network generates a hammer address, an alert signal indicating that the row hammer occurs, and an outcast row list. The memory interface transmits the hammer address, the outcast row list, and the alert signal to the semiconductor memory device.Type: GrantFiled: June 1, 2022Date of Patent: March 26, 2024Assignee: Samsung Electronics Co., Ltd.Inventor: Hoyoun Kim
-
Patent number: 11942159Abstract: A memory device includes a memory array of memory cells and control logic operatively coupled with the memory array. The control logic is to perform operations including: initiating a true erase sub-operation by causing an erase pulse to be applied to one or more sub-blocks of the memory array; tracking, a number of suspend commands received from a processing device during time periods that a memory line of the memory array is caused to ramp towards an erase voltage of the erase pulse; causing, in response to receiving each suspend command, the true erase sub-operation to be suspended to enable performing a non-erase memory operation; and in response to the number of suspend commands satisfying a threshold criterion, alerting the processing device to terminate sending suspend commands until after completion of the true erase sub-operation.Type: GrantFiled: February 2, 2022Date of Patent: March 26, 2024Assignee: Micron Technology, Inc.Inventors: Chulbum Kim, Brian Kwon, Erwin E. Yu, Kitae Park, Taehyun Kim
-
Patent number: 11935607Abstract: An integrated circuit die includes memory sectors, each memory sector including a memory array. The die includes a voltage regulator with a first transistor driven by an output voltage to thereby generate a gate voltage, the output voltage being generated based upon a difference between a constant current and a leakage current. A selection circuit selectively couples the gate voltage to a selected one of the plurality of memory sectors. A leakage detector circuit drives a second transistor with the output voltage to thereby generate a copy voltage based upon a difference between a variable current and a replica of the constant current, increases the variable current in response to the copy voltage being greater than the gate voltage, and asserts a leakage detection signal in response to the copy voltage being less than the gate voltage, the leakage detection signal indicating excess leakage within the memory array.Type: GrantFiled: June 10, 2022Date of Patent: March 19, 2024Assignee: STMicroelectronics International N.V.Inventors: Vikas Rana, Vivek Tyagi
-
Patent number: 11925321Abstract: A steerable catheter driven by a robotic controller comprises: a catheter body having a tool channel extending from a proximal to a distal end; and a positioning mechanism configured to be coupled with an imaging device and to be slidably inserted into and/or withdrawn from the catheter body through the tool channel. The positioning mechanism and/or the catheter body include an anti-twist feature configured to interlock the catheter body to the imaging device at the distal end of the catheter body so as to prevent rotation of the imaging device within the tool channel. Anti-twist features include bumps or recesses formed in the tool channel inner surface to be interlocked with one or more features formed on the positioning mechanism outer surface. Position and/or orientation of the imaging device remain substantially unchanged with respect to the tool channel when the catheter body is steered by an actuating force.Type: GrantFiled: June 29, 2021Date of Patent: March 12, 2024Assignee: Canon U.S.A., Inc.Inventor: Benedict Shia
-
Patent number: 11925325Abstract: A medical system including: a trocar configured to provide an artificial access to a body cavity of a patient; a medical instrument configured to be inserted through the trocar and into the body cavity of the patient for performing a medical function in the body cavity of the patient; and a controller configured to: determine whether the medical instrument is inserted into the trocar; and enable the performing of the medical function by the medical instrument only if the medical instrument is determined to be inserted into the trocar.Type: GrantFiled: February 19, 2021Date of Patent: March 12, 2024Assignee: OLYMPUS WINTER & IBE GMBHInventor: Martin Wieters
-
Patent number: 11928329Abstract: A register management system is coupled to a register. The register management system receives an address and functional data for a write operation to be performed on the register. The functional data includes write bits and mask bits associated with the write bits. One or more mask bits having a first logic state indicate that associated one or more write bits are to be written to the register, respectively. Based on the address, the register management system selects a first half of the register or a second half of the register to perform the write operation. Further, the register management system writes the one or more write bits associated with the one or more mask bits having the first logic state to one or more storage elements of the first half of the register or the second half of the register, respectively.Type: GrantFiled: December 2, 2021Date of Patent: March 12, 2024Assignee: NXP B.V.Inventors: Anshul Jain, Nitin Kumar Jaiswal, Sachin Prakash
-
Patent number: 11929132Abstract: The present invention relates to a testing method, a testing system, and a testing apparatus for a semiconductor chip. The method includes: acquiring a target chip; obtaining an abnormal chip after a test of read and write functions is performed separately on a preset number of memory cells in an edge region of the target chip; recording location information of individual memory cells with abnormal read and write functions on the abnormal chip; judging whether an abnormality of read and write functions of the abnormal chip is a block abnormality based on the location information; wherein the abnormal chip refers to the target chip including the memory cell with abnormal read and write functions.Type: GrantFiled: June 16, 2021Date of Patent: March 12, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Cheng-Jer Yang
-
Patent number: 11923027Abstract: Methods, systems, and devices for read command fault detection in a memory system are described. For example, a memory device may be configured to set a field of a register with a first value, corresponding to a state where a read command has not been decoded. If the memory device receives and decodes a read command from a host device, the memory device may set the field with a second value. The memory device indicate a value of the field of the register to the host device, which may be used to evaluate whether to process information interpreted over an interface between the host device and the memory device. For example, if the host device receives an indication of the second value, the host device may proceed with processing and, if the host device receives an indication of the first value, the host device may refrain from processing.Type: GrantFiled: December 28, 2021Date of Patent: March 5, 2024Assignee: Micron Technology, Inc.Inventor: Melissa I. Uribe
-
Patent number: 11915747Abstract: Numerous examples for performing tuning of a page or a word of non-volatile memory cells in an analog neural memory are disclosed. In one example, an analog neural memory system comprises an array of non-volatile memory cells arranged into rows and columns, each non-volatile memory cell comprising a word line terminal, a bit line terminal, and an erase gate terminal; a plurality of word lines, each word line coupled to word line terminals of a row of non-volatile memory cells; a plurality of bit lines, each bit line coupled to bit line terminals of a column of non-volatile memory cells; and a plurality of erase gate enable transistors, each erase gate enable transistor coupled to erase gate terminals of a word of non-volatile memory cells.Type: GrantFiled: July 1, 2022Date of Patent: February 27, 2024Assignee: SILICON STORAGE TECHNOLOGY, INC.Inventors: Hieu Van Tran, Thuan Vu, Stephen Trinh, Stanley Hong, Anh Ly, Steven Lemke, Vipin Tiwari, Nhan Do
-
Patent number: 11910998Abstract: A monitor device and a method of using the monitor device in a medical visualisation system including a visualisation device having an image sensor configured to generate image data indicative of a view, the monitor device configured to operate in a first interface orientation mode and a second interface orientation mode, wherein in the first interface orientation mode, a second portion is between a fourth housing side and a first portion, and wherein in the second interface orientation mode, the second portion is between a third housing side and the first portion.Type: GrantFiled: July 28, 2022Date of Patent: February 27, 2024Assignee: AMBU A/SInventor: Line Sandahl Ubbesen
-
Patent number: 11917807Abstract: A memory device includes a page made up of plural memory cells arranged in a column on a substrate, and a page write operation is performed to hold positive hole groups generated by an impact ionization phenomenon, in a channel semiconductor layer by controlling voltages applied to a first gate conductor layer, a second gate conductor layer, a first impurity region, and a second impurity region of each memory cell contained in the page and a page erase operation is performed to remove the positive hole groups out of the channel semiconductor layer by controlling voltages applied to the first gate conductor layer, the second gate conductor layer, the first impurity region, and the second impurity region.Type: GrantFiled: June 21, 2022Date of Patent: February 27, 2024Assignee: UNISANTIS ELECTRONICS SINGAPORE PTE. LTD.Inventors: Koji Sakui, Nozomu Harada
-
Patent number: 11903658Abstract: Disclosed herein are various robotic surgical systems having various robotic devices. Further, disclosed herein are removable coupleable connection ports, each of which can be coupled to a robotic device and a camera assembly that is disposed into and through the robotic device. Also disclosed herein are removable connection ports having at least one of a elongate device body coupling mechanism, a camera assembly coupling mechanism, and/or a presence detection mechanism. Further discussed herein is a camera assembly with at least one actuation mechanism for actuating movement of the steerable distal tip thereof.Type: GrantFiled: January 7, 2020Date of Patent: February 20, 2024Assignee: Virtual Incision CorporationInventors: Shane Farritor, Nathan Wood, Jeffrey Shasho, Dave Matsuura, Belinko Matsuura, Phil Simpson, Alexander Rissler
-
Patent number: 11908525Abstract: When selectively erasing one sub-block, a control circuit applies, in a first sub-block, a first voltage to bit lines and a source line, and applies a second voltage smaller than the first voltage to the word lines. Then, the control circuit applies a third voltage lower than the first voltage by a certain value to a drain-side select gate line and a source-side select gate line, thereby performing the erase operation in the first sub-block. The control circuit applies, in a second sub-block existing in an identical memory block to the selected sub-block, a fourth voltage substantially identical to the first voltage to the drain side select gate line and the source side select gate line, thereby not performing the erase operation in the second sub-block.Type: GrantFiled: June 7, 2021Date of Patent: February 20, 2024Assignee: Kioxia CorporationInventor: Takashi Maeda
-
Patent number: 11900989Abstract: Methods, systems, and devices for a memory device with multiplexed digit lines are described. In some cases, a memory cell of the memory device may include a storage component and a selection component that includes two transistors. A first transistor may be coupled with a word line and a second transistor may be coupled with a select line to selectively couple the memory cell with a digit line. The selection component, in conjunction with a digit line multiplexing component, may support a sense component common to a set of digit lines. In some cases, the digit line of the set may be coupled with the sense component during a read operation, while the remaining digit lines of the set are isolated from the sense component.Type: GrantFiled: July 8, 2021Date of Patent: February 13, 2024Assignee: Micron Technology, Inc.Inventors: Ferdinando Bedeschi, Stefan Frederik Schippers
-
Patent number: 11901024Abstract: A method and a device for testing a memory chip are provided. The method includes: writing test data into memory cells of a memory chip to-be-tested; reading stored data from the memory cells; and generating a test result of the memory chip to-be-tested according to the test data and the stored data; a word line turn-on voltage tested in the memory chip to-be-tested being greater than a standard bit line and word line turn-on voltage of the memory chip to-be-tested, and/or a sense amplification time tested in the memory chip to-be-tested being greater than a standard sense amplification time of the memory chip to-be-tested.Type: GrantFiled: June 28, 2022Date of Patent: February 13, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Dong Liu