Patents by Inventor Afshin Momtaz
Afshin Momtaz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8289045Abstract: According to one general aspect, an apparatus may include a clock channel, a shielding tunnel, and clock repeaters. In various embodiments, the clock channel may be configured to carry the clock signal, and may include a portion of a metal layer of an integrated circuit. In some embodiments, the shielding tunnel may be configured to shield, in at least four directions, the clock channel from other signals, and may include portions of a at least three metal layers of the integrated circuit. The shielding tunnel may be connected to the positive and negative supplies in order to provide the required power for the clock repeaters.Type: GrantFiled: October 14, 2010Date of Patent: October 16, 2012Assignee: Broadcom CorporationInventor: Afshin Momtaz
-
Patent number: 8283982Abstract: An equalization circuit adjusts (e.g., equalizes) an input signal according to the value of one or more adjustment signals (e.g., equalization coefficients) without a multiplication operation. For example, the circuit may add or subtract a value of a coefficient signal to the amplitude of an input signal. Here, whether the coefficient is added or subtracted may depend on the sign of a control signal.Type: GrantFiled: November 3, 2010Date of Patent: October 9, 2012Assignee: Broadcom CorporationInventors: David Kyong-Sik Chung, Afshin Momtaz
-
Publication number: 20120169428Abstract: A voltage controlled oscillator (VCO) may include a stack of a plurality of non-connected inductors that are magnetically and/or electrically through capacitor (AC) coupled to each other and not directly physically connected to each other. The plurality of inductors includes a first inductor connected to a supply voltage and a second inductor connected to a VCO control voltage. The VCO may include a first varactor having a gate coupled to a first terminal of the second inductor to receive the VCO control voltage, a second varactor having a gate coupled to a second terminal of the second inductor to receive the VCO control voltage, and an oscillator sub-circuit coupled to first and second terminals of the first inductor. In one example implementation, the second inductor may contribute to the overall inductance of the inductor stack and provide AC decoupling and/or DC coupling between the VCO control voltage and the varactor(s).Type: ApplicationFiled: April 26, 2011Publication date: July 5, 2012Applicant: Broadcom CorporationInventors: Hassan Maarefi, Afshin Momtaz
-
Publication number: 20120057606Abstract: According to an example embodiment, a circuit may include a first pair of differential input transistors, each coupled between at least an associated first positive clock transistor and ground; the first positive clock transistors coupled between differential output nodes and the differential input transistors associated with the first positive clock transistors, the first positive clock transistors being configured to respond to a positive input from a clock; a first inductor coupled between the differential output nodes and a voltage source; a second pair of differential input transistors, each coupled between at least an associated first negative clock transistor and ground; the first negative clock transistors coupled between the differential output nodes and the differential input transistors associated with the first negative clock transistors, the first negative clock transistors being configured to respond to a negative input from the clock; and the differential output nodes coupled between the firstType: ApplicationFiled: September 10, 2010Publication date: March 8, 2012Applicant: BROADCOM CORPORATIONInventors: Delong Cui, Afshin Momtaz, Jun Cao
-
Publication number: 20120044958Abstract: A programmable frequency receiver includes a slicer for receiving data at a first frequency, a de-multiplexer for de-multiplexing the data at a second frequency, a programmable clock generator for generating a clock at the first frequency, and first and second resonant clock amplifiers for amplifying clock signals at the first and second frequencies. The resonant clock amplifiers include an inductor having a low Q value, allowing them to amplify clock signals over the programmable frequency range of the receiver. The second resonant clock amplifier includes digitally tunable delay elements to delay and center the amplified clock signal of the second frequency in the data window at the interface between the slicer and the de-multiplexer. The delay elements can be capacitors. A calibration circuit adjusts capacitive elements within a master clock generator to generate a master clock at the first frequency.Type: ApplicationFiled: April 26, 2011Publication date: February 23, 2012Applicant: Broadcom CorporationInventors: Bharath Raghavan, Jun Cao, Afshin Momtaz
-
Publication number: 20120039413Abstract: A transmitting system includes a clock system and a data system. The clock system is configured to receive a clock having a first value and produce a control signal having a second, different value and an output clock having the first value. The data system is configured to receive data and the control signal and to align the data with the output clock, based on the control signal, to produce output data. The clock system includes a driver configured to produce the output clock, a divider configured to divide the received clock, and a phase interpolator configured to rotate the divided clock to produce the control signal. Also, the data is parallel data, and the data system includes a multiplexer configured to receive the parallel data and to use the control signal to serialize the parallel data as the aligned data and a driver configured to produce the output data.Type: ApplicationFiled: September 15, 2010Publication date: February 16, 2012Applicant: Broadcom CorporationInventors: Delong CUI, Afshin Momtaz, Jun Cao
-
Publication number: 20120027074Abstract: Embodiments of a summer block for a Decision Feedback Equalizer are provided herein. The summer block is configured to offset a combination of a Feed Forward Equalized (FFE) data signal and a Feedback Equalized (FBE) data signal by a dc amount. The dc amount is based on at least a weight of a tap previously implemented with an FBE of the DFE. The summer block can be further configured to offset the combination of the FFE data signal and the FBE data signal based on a dc offset value necessary to compensate for asymmetries in the data eye of data received by the FFE over a channel and a dc offset value necessary to compensate for mismatches present in the circuits of the DFE.Type: ApplicationFiled: September 9, 2010Publication date: February 2, 2012Applicant: Broadcom CorporationInventors: Bharath RAGHAVAN, Afshin Momtaz, Jun Cao
-
Patent number: 8106708Abstract: A multi-mode driver and method therefore includes a plurality of amplifiers, an adjustable load block, and adjustable current supply circuitry that selectively adjusts current magnitudes supplied to at least one of the plurality of amplifiers. The multi-mode driver can operate in a KR mode with a higher voltage supply, an SR4 mode with the higher voltage supply, and an SFI mode with a lower voltage supply. To support these modes, the multi-mode driver selectively operates a plurality of amplifiers, adjusts current magnitudes supplied to the amplifiers, and selectively adjusts an adjustable load. Thus, the multi-mode driver is operable to selectively and efficiently produce high swing and low swing output signals and to efficiently operate with any one of a plurality of supplies. The driver includes selectable loads and parallel-coupled amplifier devices that are selected based on mode.Type: GrantFiled: June 29, 2010Date of Patent: January 31, 2012Assignee: Broadcom CorporationInventors: Anand Jitendra Vasani, Jun Cao, Afshin Momtaz
-
Publication number: 20120007640Abstract: A circuit for producing one of a plurality of output clock frequencies from a single, constant input reference clock frequency. The circuit comprises a reference clock system and a phase lock loop. The reference clock system includes a bypass path, a divider path including a first integer divider, and a multiplexer. A divisor of the first integer divider is based on a selected communications protocol of a group of possible communications protocols. The multiplexer is configured to route the bypass path or the divider path based on the selected communications protocol. The phase lock loop includes a voltage controlled oscillator and a feedback path. The feedback path includes a second integer divider. A divisor of the second integer divider is based on the selected communications protocol. The reference clock system is configured to receive a constant reference clock frequency.Type: ApplicationFiled: August 20, 2010Publication date: January 12, 2012Applicant: Broadcom CorporationInventors: Jun CAO, Afshin MOMTAZ, Chung-Jue CHEN, Kang XIAO, Vivek TELANG, Ali GHIASI
-
Publication number: 20120002713Abstract: According to an example embodiment, a communications receiver may include a variable gain amplifier (VGA) configured to amplify received signals, a VGA controller configured to control the VGA, a plurality of analog to digital converter (ADC) circuits coupled to an output of the VGA, wherein the plurality of ADC circuits are operational when the communications receiver is configured to process signals of a first communications protocol, and wherein only a subset of the ADC circuits are operational when the communications receiver is configured to process signals of a second communications protocol.Type: ApplicationFiled: September 16, 2010Publication date: January 5, 2012Applicant: BROADCOM CORPORATIONInventors: Vivek Telang, Hong Chen, Vasudevan Parthasarathy, Jun Cao, Afshin Momtaz, Ali Ghiasi, Chung-Jue Chen
-
Publication number: 20110316634Abstract: A multi-mode driver and method therefore includes a plurality of amplifiers, an adjustable load block, and adjustable current supply circuitry that selectively adjusts current magnitudes supplied to at least one of the plurality of amplifiers. The multi-mode driver can operate in a KR mode with a higher voltage supply, an SR4 mode with the higher voltage supply, and an SFI mode with a lower voltage supply. To support these modes, the multi-mode driver selectively operates a plurality of amplifiers, adjusts current magnitudes supplied to the amplifiers, and selectively adjusts an adjustable load. Thus, the multi-mode driver is operable to selectively and efficiently produce high swing and low swing output signals and to efficiently operate with any one of a plurality of supplies. The driver includes selectable loads and parallel-coupled amplifier devices that are selected based on mode.Type: ApplicationFiled: June 29, 2010Publication date: December 29, 2011Applicant: BROADCOM CORPORATIONInventors: ANAND JITENDRA VASANI, JUN CAO, AFSHIN MOMTAZ
-
Patent number: 8077819Abstract: A search engine selects initial coefficients for a receive equalizer. The search engine may be incorporated into a communication receiver that includes a decision feedback equalizer and clock and data recovery circuit. Here, the search engine may initialize various adaptation loops that may control the operation of, for example, a decision feedback equalizer, a clock and data recovery circuit and a continuous time filter. The receiver may include an analog-to-digital converter that is used to generate soft decision data for some of the adaptation loops.Type: GrantFiled: October 1, 2009Date of Patent: December 13, 2011Assignee: Broadcom CorporationInventors: Afshin Momtaz, Rajesh Satapathy, Chung-Jue Chen
-
Patent number: 8077060Abstract: According to one general aspect, an apparatus may include a terminal configured to receive an analog input signal. In various embodiments, the apparatus may also include a multistage amplifier configured to amplify the analog input signal by an amount of gain. In some embodiments, the apparatus may include a distributed threshold adjuster interspersed between the stages of the multistage amplifier configured to adjust the DC voltage of the analog input signal to facilitate a decision by an analog-to-digital converter (ADC). In one embodiment, the apparatus may include the ADC configured to convert the amplified analog input signal to a digital output signal.Type: GrantFiled: October 20, 2009Date of Patent: December 13, 2011Assignee: Broadcom CorporationInventors: Afshin Momtaz, Namik K. Kocaman, Bharath Raghavan
-
Publication number: 20110291757Abstract: According to one general aspect, a distributed threshold adjuster (DTA) may be interspersed between stages of a multistage amplifier to adjust the DC voltage of an input signal. The DTA may include an input signal terminal configured to receive the input signal. The DTA may also include a plurality of current sources configured to produce an adjustment current signal whose amperage is configured to be increased or decreased by fixed steps in order to adjust the DC voltage of the input signal. The DTA may include a control unit configured to selectively turn on or off the individual current sources of the plurality of current sources to select the amperage of the adjustment current signal. The DTA may further include an output terminal configured to produce an output signal, comprising a combination of the input signal and the adjustment current signal, to a stage of a multistage amplifier.Type: ApplicationFiled: August 11, 2011Publication date: December 1, 2011Applicant: BROADCOM CORPRATIONInventors: Afshin Momtaz, Namik Kocaman, Bharath Raghavan
-
Publication number: 20110235696Abstract: An equalizer that compensates for non-linear effects resulting from a transmitter, a receiver, and/or a communication channel in a communication system. A non-linear decision feedback equalizer compensates for the non-linear effects impressed onto a received symbol by selecting between equalization coefficients based upon a previous received symbol. The received symbol may be represented in form of logic signals based on the binary number system. When the previous received symbol is a binary zero, the non-linear decision feedback equalizer selects an equalization coefficient corresponding to binary zero to compensate for the non-linear effects impressed onto the received symbol. When the previous received symbol is a binary one, the non-linear decision feedback equalizer selects an equalization coefficient corresponding to binary one to compensate for the non-linear effects impressed onto the received symbol.Type: ApplicationFiled: June 3, 2011Publication date: September 29, 2011Applicant: Broadcom CorporationInventor: Afshin Momtaz
-
Patent number: 7991101Abstract: Multiple channel synchronized clock generation scheme. A novel approach is presented herein in which synchronized clock signals are generated that can be used in parallel processing of deserialized signals. When a serial input signal is received, it can be deserialized into a plurality of parallel signals, and each of these parallel signals can be processed at a frequency that is lower than the frequency of the serial signal. Overall, the frequency at which all of the parallel signals are processed can be the same or substantially close to the frequency of the serial signal, so that throughput within a communication system is not compromised or undesirably reduced. This novel approach is operable to perform independent adjustment of the operational parameters within an apparatus that is operable to perform multiple channel synchronized clock generation (e.g., phase rotation and/or division of signals within each of the individual channels can be adjusted independently).Type: GrantFiled: February 12, 2007Date of Patent: August 2, 2011Assignee: Broadcom CorporationInventors: Namik K. Kocaman, Afshin Momtaz
-
Patent number: 7983333Abstract: An equalizer is disclosed that compensates for non-linear effects resulting from a transmitter, a receiver, and/or a communication channel in a communication system. A non-linear decision feedback equalizer compensates for the non-linear effects impressed onto a received symbol by selecting between equalization coefficients based upon a previous received symbol. The received symbol may be represented in form of logic signals based on the binary number system. The two symbols most commonly chosen to represent the two logic values taken on by binary symbols are binary zero and binary one. When the previous received symbol is a binary zero, the non-linear decision feedback equalizer selects an equalization coefficient corresponding to binary zero to compensate for the non-linear effects impressed onto the received symbol.Type: GrantFiled: March 29, 2007Date of Patent: July 19, 2011Assignee: Broadcom CorporationInventor: Afshin Momtaz
-
Patent number: 7974337Abstract: Various example embodiments are disclosed. According to an example embodiment, an apparatus may include a continuous time filter, a decision feedback equalizer, a clock and data recovery circuit, and an adaptation circuit. The adaptation circuit may be configured to adapt equalization according to at least one dithering algorithm by adjusting a delay adjust signal based on a mean square error of equalized data signals.Type: GrantFiled: October 27, 2009Date of Patent: July 5, 2011Assignee: Broadcom CorporationInventors: Afshin Momtaz, Mario Caresosa, David Kyong-Sik Chung, Davide Tonietto, Guangming Yin, Bruce Currivan, Thomas Kolze, Ichiro Fujimori
-
Patent number: 7973681Abstract: A gating logic receives a non-return-to-zero (NRZ) input signal and couples the NRZ input signal as an NRZ output signal when operating in a NRZ mode of operation and converts the NRZ input signal to a return-to-zero (RZ) output signal when operating in a RZ mode of operation. A circuit coupled to the gating logic receives a clock signal and couples the clock signal to the gating logic to convert the NRZ input signal to the RZ output signal in the RZ mode of operation. In the NRZ mode of operation, the circuit decouples the clock signal and places a predetermined signal state at the gating logic to pass through the NRZ input signal as the NRZ output signal. The circuit receives a select signal to select between the NRZ and RZ modes of operation and the NRZ and RZ modes are obtained by controlling the clock signal to the gating logic.Type: GrantFiled: September 28, 2009Date of Patent: July 5, 2011Assignee: Broadcom CorporationInventors: Adesh Garg, Afshin Momtaz, Namik Kocaman, Delong Cui
-
Patent number: 7961781Abstract: Embodiments include a system for performing dispersion compensation on an electromagnetic signal received over a communication channel, the electromagnetic signal bearing information at a symbol rate. An interleaved analog to digital converter (“ADC”) block may be used, wherein the interleaved ADC block may be configured to generate a plurality of digitally sampled signals from the electromagnetic signal. An interleaved equalizer block may be configured to digitally process each of the digitally sampled signals generated by the ADC block to generate a plurality of digitally equalized signals. A multiplexer may be configured to aggregate the digitally equalized signals into a composite output signal.Type: GrantFiled: August 10, 2007Date of Patent: June 14, 2011Assignee: Broadcom CorporationInventors: Vivek Telang, Vasudevan Parthasarathy, Sudeep Bhoja, Hong Chen, Afshin Momtaz, Chung-Jue Chen, Ali Ghiasi, Michael Furlong, Lorenzo Longo