Patents by Inventor Akio Nakagawa
Akio Nakagawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110298446Abstract: A semiconductor device having a lateral semiconductor element includes a semiconductor substrate, a first electrode on the substrate, a second electrode on the substrate, and an isolation structure located in the substrate to divide the substrate into a first island and a second island electrically insulated from the first island. The lateral semiconductor element includes a main cell located in the first island and a sense cell located in the second island. The main cell causes a first current to flow between the first electrode and the second electrode so that the first current flows in a lateral direction along the surface of the substrate. The first current is detected by detecting a second current flowing though the sense cell.Type: ApplicationFiled: June 1, 2011Publication date: December 8, 2011Applicant: DENSO CORPORATIONInventors: Satoshi SHIRAKI, Norihito Tokura, Shigeki Takahashi, Masahiro Yamamoto, Akira Yamada, Hiroyasu Kudo, Youichi Ashida, Akio Nakagawa
-
Publication number: 20110291157Abstract: A lateral insulated gate bipolar transistor includes a semiconductor substrate including a drift layer, a collector region, a channel layer, an emitter region, a gate insulating layer, a gate electrode, a collector electrode, an emitter electrode, and a barrier layer. The barrier layer is disposed along either side of the collector region and is located to a depth deeper than a bottom of the channel layer. The barrier layer has an impurity concentration that is higher than an impurity concentration of the drift layer. The barrier layer has a first end close to the collector region and a second end far from the collector region. The first end is located between the channel layer and the collector region, and the second end is located on the bottom of the channel layer.Type: ApplicationFiled: May 24, 2011Publication date: December 1, 2011Applicant: DENSO CORPORATIONInventors: Shigeki TAKAHASHI, Norihito Tokura, Satoshi Shiraki, Youichi Ashida, Akio Nakagawa
-
Patent number: 8049270Abstract: This semiconductor device an epitaxial layer of a first conductivity type formed on a surface of the first semiconductor layer, and a base layer of a second conductivity type formed on a surface of the epitaxial layer. A diffusion layer of a first conductivity type is selectively formed in the base layer, and a trench penetrates the base layer to reach the epitaxial layer. A gate electrode is formed in the trench through the gate insulator film formed on the inner wall of the trench. A first buried diffusion layer of a second conductivity type is formed in the epitaxial layer deeper than the bottom of the gate electrode. A second buried diffusion layer connects the first buried diffusion layer and the base layer and has a resistance higher than that of the first buried diffusion layer.Type: GrantFiled: October 25, 2007Date of Patent: November 1, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Miwako Akiyama, Akio Nakagawa, Yusuke Kawaguchi, Syotaro Ono, Yoshihiro Yamaguchi
-
Patent number: 8031954Abstract: According to this invention, encoded data are generated by sorting pixel data in a block according to different scan start positions and different scan routes upon generating encoded data for respective blocks, and encoded data with a smallest data amount of these encoded data is outputted. To this end, a block generation unit inputs blocks each defined by 8×8 pixels from image data to be encoded. Four encoding processing units respectively sort inputted 8×8 pixels according to the information stored in scan start position information storage units and scan route information storage units. The respective encoding processing units generate encoded data based on the sorted pixel data. A selector selects and outputs encoded data with a smallest data size from those generated by the encoding processing units.Type: GrantFiled: April 23, 2008Date of Patent: October 4, 2011Assignee: Canon Kabushiki KaishaInventors: Akio Nakagawa, Hisashi Ishikawa, Ryoko Mise
-
Publication number: 20110221409Abstract: A semiconductor device includes: a voltage-control-type clock generation circuit having a plurality of stages of first delay elements and whose oscillation frequency is controlled according to a control voltage applied to the first delay elements; a delay circuit having a plurality of stages of second delay elements connected serially; and a selection circuit selecting one from pulse signals output by the plurality of stages of respective second delay elements. The first delay elements and the second delay elements have a same structure formed on a same semiconductor substrate, and a delay amount of the second delay elements is adjusted according to the control voltage.Type: ApplicationFiled: May 19, 2011Publication date: September 15, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazutoshi NAKAMURA, Toru Takayama, Yuki Kamata, Akio Nakagawa, Yoshinobu Sano, Toshiyuki Naka
-
Publication number: 20110197089Abstract: A data processing apparatus includes: a plurality of processing units adapted to process data according to input operation clocks; and a control unit adapted to measure response times of the plurality of processing units when the operation clocks of a common frequency are supplied to the plurality of processing units, and to control a frequency of the operation clocks to be supplied to at least one of the plurality of processing units so that a plurality of measured response times become closer to each other.Type: ApplicationFiled: January 21, 2011Publication date: August 11, 2011Applicant: CANON KABUSHIKI KAISHAInventors: Akio Nakagawa, Hisashi Ishikawa
-
Patent number: 7973580Abstract: A semiconductor device includes: a voltage-control-type clock generation circuit having a plurality of stages of first delay elements and whose oscillation frequency is controlled according to a control voltage applied to the first delay elements; a delay circuit having a plurality of stages of second delay elements connected serially; and a selection circuit selecting one from pulse signals output by the plurality of stages of respective second delay elements. The first delay elements and the second delay elements have a same structure formed on a same semiconductor substrate, and a delay amount of the second delay elements is adjusted according to the control voltage.Type: GrantFiled: January 7, 2011Date of Patent: July 5, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kazutoshi Nakamura, Toru Takayama, Yuki Kamata, Akio Nakagawa, Yoshinobu Sano, Toshiyuki Naka
-
Publication number: 20110102040Abstract: A semiconductor device includes: a voltage-control-type clock generation circuit having a plurality of stages of first delay elements and whose oscillation frequency is controlled according to a control voltage applied to the first delay elements; a delay circuit having a plurality of stages of second delay elements connected serially; and a selection circuit selecting one from pulse signals output by the plurality of stages of respective second delay elements. The first delay elements and the second delay elements have a same structure formed on a same semiconductor substrate, and a delay amount of the second delay elements is adjusted according to the control voltage.Type: ApplicationFiled: January 7, 2011Publication date: May 5, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazutoshi NAKAMURA, Toru Takayama, Yuki Kamata, Akio Nakagawa, Yoshinobu Sano, Toshiyuki Naka
-
Patent number: 7893744Abstract: A semiconductor device includes: a voltage-control-type clock generation circuit having a plurality of stages of first delay elements and whose oscillation frequency is controlled according to a control voltage applied to the first delay elements; a delay circuit having a plurality of stages of second delay elements connected serially; and a selection circuit selecting one from pulse signals output by the plurality of stages of respective second delay elements. The first delay elements and the second delay elements have a same structure formed on a same semiconductor substrate, and a delay amount of the second delay elements is adjusted according to the control voltage.Type: GrantFiled: January 9, 2009Date of Patent: February 22, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kazutoshi Nakamura, Toru Takayama, Yuki Kamata, Akio Nakagawa, Yoshinobu Sano, Toshiyuki Naka
-
Patent number: 7868418Abstract: A first main electrode is provided on one surface thereof. On the other surface thereof, a second semiconductor layer of the first conduction type and a third semiconductor layer of the second conduction type are arranged alternately along the surface. A fourth semiconductor layer of the second conduction type and a fifth semiconductor layer of the first conduction type are stacked on the surfaces of the second and third semiconductor layers. The semiconductor device further comprises a control electrode formed in a trench with an insulator interposed therebetween. The trench passes through the fourth and fifth semiconductor layers and reaches the second semiconductor layer. A sixth semiconductor layer of the first conduction type is diffused from the bottom of the trench. A second main electrode is connected to the fourth and fifth semiconductor layers.Type: GrantFiled: March 18, 2008Date of Patent: January 11, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Akio Nakagawa
-
Patent number: 7821043Abstract: An insulated gate bipolar transistor has a p-type emitter layer; an n-type buffer layer provided on the p-type emitter layer; an n-type base layer provided on the n-type buffer layer and having a higher resistivity than the n-type buffer layer; a p-type base layer provided in part of an upper surface of the n-type base layer; an n-type source layer provided in part of an upper surface of the p-type base layer; a trench extending through the n-type source layer and the p-type base layer to the n-type base layer; a gate electrode provided in the trench; and a gate insulating film provided between the gate electrode and an inner surface of the trench. The p-type emitter layer has a thickness of 5 to 50 ?m and a dopant concentration of 2×1016 to 1×1018 cm?3.Type: GrantFiled: June 15, 2007Date of Patent: October 26, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Akio Nakagawa
-
Patent number: 7663186Abstract: A semiconductor device includes: a substrate, a surface portion thereof serving as a drain layer; a first main electrode connected to the drain layer; an epitaxial layer formed on the drain layer; a base layer formed on the epitaxial layer; a source layer formed in a base layer surface portion; an insulated trench sandwiched by base layers; a JFET layer formed on trench side walls; an LDD layer formed in a base layer surface portion and connected to the JFET layer around a top face of the trench; a control electrode formed on a gate insulating film formed on an LDD layer surface part, on surfaces of source layer end parts facing each other across the trench, and on a base layer region sandwiched by the LDD and source layers; and a second main electrode connected to the source and base layers sandwiching the control electrode.Type: GrantFiled: May 9, 2008Date of Patent: February 16, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Yoshihiro Yamaguchi, Yusuke Kawaguchi, Kazutoshi Nakamura, Norio Yasuhara, Kenichi Matsushita, Shinichi Hodama, Akio Nakagawa
-
Patent number: 7633153Abstract: A semiconductor module comprises a mounting board. A plurality of power switching device chips are mounted on the mounting board by flip-chip bonding. The chip has an upper surface and a lower surface and is configured to face the upper surface toward the mounting board. A drive IC chip is mounted on the mounting board by flip-chip bonding. The drive IC chip is operative to drive gates of transistors formed in the plurality of power switching device chips. A plurality of heat sink members are located on the lower surfaces of the plurality of power switching device chips, respectively. A resinous member is provided to seal the plurality of power switching device chips and the drive IC chip in a single package.Type: GrantFiled: July 16, 2007Date of Patent: December 15, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Kazuo Shimokawa, Takashi Koyanagawa, Masako Ooishi, Tatsuya Yamada, Osamu Usuda, Yoshiki Endo, Taiki Miura, Masaki Toyoshima, Ichiro Omura, Akio Nakagawa, Kenichi Matsushita, Yusuke Kawaguchi, Haruki Arai, Hiroshi Takei, Tomohiro Kawano, Noriaki Yoshikawa, Morio Takahashi, Yasuhito Saito, Masahiro Urase
-
Patent number: 7579669Abstract: A semiconductor device comprises a high side switching element, a driver circuit, and a low side switching element. The high side switching element is formed on a first semiconductor substrate, has a current path to one end of which an input voltage is supplied, and the other end of the current path is connected to an inductance. The driver circuit is formed on the first semiconductor substrate, on which the high side switching element is formed, and drives the high side switching element. The low side switching element is formed on a second semiconductor substrate separate from the first semiconductor substrate, and has a drain connected to the inductance and a source supplied with a reference potential.Type: GrantFiled: October 16, 2006Date of Patent: August 25, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Kazutoshi Nakamura, Norio Yasuhara, Tomoko Matsudai, Kenichi Matsushita, Akio Nakagawa
-
Patent number: 7564097Abstract: Disclosed is a trench MOSFET, including: a trench gate structure having a gate electrode and a gate insulating film; an n-type diffusion layer formed to face the gate electrode via the gate insulating film at an upper portion of the trench; a p-type base layer formed to face the gate electrode via the gate insulating film at a lower portion than the upper portion; an n-type epitaxial layer locating to face the gate electrode via the gate insulating film at a further lower portion than the lower portion; a metal layer formed departing from the trench in parallel with a depth direction of the trench, penetrating the n-type diffusion layer and the p-type base layer, to reach the n-type epitaxial layer; and a p-type layer with higher impurity concentration than the p-type base layer, locating to be in contact with the p-type base layer and the metal layer.Type: GrantFiled: April 25, 2007Date of Patent: July 21, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Akio Nakagawa, Yusuke Kawaguchi, Yoshihiro Yamaguchi
-
Publication number: 20090179681Abstract: A semiconductor device includes: a voltage-control-type clock generation circuit having a plurality of stages of first delay elements and whose oscillation frequency is controlled according to a control voltage applied to the first delay elements; a delay circuit having a plurality of stages of second delay elements connected serially; and a selection circuit selecting one from pulse signals output by the plurality of stages of respective second delay elements. The first delay elements and the second delay elements have a same structure formed on a same semiconductor substrate, and a delay amount of the second delay elements is adjusted according to the control voltage.Type: ApplicationFiled: January 9, 2009Publication date: July 16, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazutoshi Nakamura, Toru Takayama, Yuki Kamata, Akio Nakagawa, Yoshinobu Sano, Toshiyuki Naka
-
Patent number: 7557545Abstract: An electronic power unit includes first and second MOS transistors and a digital control circuit. The first MOS transistor applies a voltage to the load. The second MOS transistor remains on while the first MOS transistor remains off and rectifies the current flowing in the load. The digital control circuit turns on the first transistor upon lapse of a first time interval from the time the second MOS transistor is turned off. The digital control circuit turns on the second MOS transistor upon lapse of a second time interval from the time the first MOS transistor is turned off. The digital control circuit controls the on-period of the first MOS transistor so that the voltage applied to the load is constant in a discontinuous conduction mode. The digital control circuit determines, while the voltage applied to the load is constant, an optimal value of the first time from the duty.Type: GrantFiled: July 13, 2006Date of Patent: July 7, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Toshiyuki Naka, Akio Nakagawa, Kazutoshi Nakamura
-
Patent number: 7514783Abstract: A semiconductor module comprises a mounting board. A plurality of power switching device chips are mounted on the mounting board by flip-chip bonding. The chip has an upper surface and a lower surface and is configured to face the upper surface toward the mounting board. A drive IC chip is mounted on the mounting board by flip-chip bonding. The drive IC chip is operative to drive gates of transistors formed in the plurality of power switching device chips. A plurality of heat sink members are located on the lower surfaces of the plurality of power switching device chips, respectively. A resinous member is provided to seal the plurality of power switching device chips and the drive IC chip in a single package.Type: GrantFiled: August 31, 2005Date of Patent: April 7, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Kazuo Shimokawa, Takashi Koyanagawa, Masako Ooishi, Tatsuya Yamada, Osamu Usuda, Yoshiki Endo, Taiki Miura, Masaki Toyoshima, Ichiro Omura, Akio Nakagawa, Kenichi Matsushita, Yusuke Kawaguchi, Haruki Arai, Hiroshi Takei, Tomohiro Kawano, Noriaki Yoshikawa, Morio Takahashi, Yasuhito Saito, Masahiro Urase
-
Patent number: 7503654Abstract: It is an object of the present invention to provide a pupillary reflex checking apparatus that enables a subject to check his own pupillary reflex and that keeps down cost and to provide a fatigue recovery facilitating apparatus that includes the pupillary reflex checking apparatus. The pupillary reflex apparatus of the present invention includes, as essential elements of its structure, a reflecting unit and a stimulus applying unit. Of these, the reflecting unit has a structure which includes an optical reflecting surface disposed in a plane that intersects with a visual axis of a subject such that an image of a pupil of a subject's eye is formed on the optical reflecting surface. Further, the stimulus applying unit applies a stimulus to induce the pupillary reflex in the subject. Specifically, it is possible to use a light source which gives a light stimulus to the subject's eye, such as an LED light source, an electric bulb, a strobe, or the like, as the stimulus applying unit.Type: GrantFiled: March 16, 2005Date of Patent: March 17, 2009Assignee: Woc Co., LtdInventor: Akio Nakagawa
-
Publication number: 20090034861Abstract: An image processing apparatus partitions entered image data into first partitioned image data and appends margin data to the first partitioned image data. The image processing apparatus corrects the first partitioned image data other than the margin data to second partitioned image data and processes the second partitioned image data and the margin data.Type: ApplicationFiled: July 24, 2008Publication date: February 5, 2009Applicant: CANON KABUSHIKI KAISHAInventors: Akio Nakagawa, Hisashi Ishikawa