Patents by Inventor Akio Nakagawa
Akio Nakagawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080292197Abstract: According to this invention, encoded data are generated by sorting pixel data in a block according to different scan start positions and different scan routes upon generating encoded data for respective blocks, and encoded data with a smallest data amount of these encoded data is outputted. To this end, a block generation unit inputs blocks each defined by 8×8 pixels from image data to be encoded. Four encoding processing units respectively sort inputted 8×8 pixels according to the information stored in scan start position information storage units and scan route information storage units. The respective encoding processing units generate encoded data based on the sorted pixel data. A selector selects and outputs encoded data with a smallest data size from those generated by the encoding processing units.Type: ApplicationFiled: April 23, 2008Publication date: November 27, 2008Applicant: CANON KABUSHIKI KAISHAInventors: Akio Nakagawa, Hisashi Ishikawa, Ryoko Mise
-
Publication number: 20080251838Abstract: A semiconductor device includes: a semiconductor substrate, at least a surface portion thereof serving as a low-resistance drain layer of a first conductivity type; a first main electrode connected to the low-resistance drain layer; a high-resistance epitaxial layer of a second-conductivity type formed on the low-resistance drain layer; a second-conductivity type base layer selectively formed on the high-resistance epitaxial layer; a first-conductivity type source layer selectively formed in a surface portion of the second-conductivity type base layer; a trench formed in a region sandwiched by the second-conductivity type base layers with a depth extending from the surface of the high-resistance epitaxial layer to the semiconductor substrate; a jfet layer of the first conductivity type formed on side walls of the trench; an insulating layer formed in the trench; an LDD layer of the first-conductivity type formed in a surface portion of the second-conductivity type base layer so as to be connected to the firstType: ApplicationFiled: May 9, 2008Publication date: October 16, 2008Applicant: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Yoshihiro Yamaguchi, Yusuke Kawaguchi, Kazutoshi Nakamura, Norio Yasuhara, Kenichi Matsushita, Shinichi Hodama, Akio Nakagawa
-
Patent number: 7432579Abstract: A MOS field-effect transistor includes a semiconductor substrate of a first-conductivity type, a semiconductor layer of the first-conductivity type, a source region of a second-conductivity type, a first drain region of the second-conductivity type, a resurf layer of the second-conductivity type provided in the surface of the semiconductor layer between the source region and the first drain region in contact with the first drain region, and having a lower impurity concentration than the first drain region, a gate insulation film, and a gate electrode provided on the gate insulation film between the source region and resurf layer. A Schottky barrier diode includes a second drain region of the second-conductivity type provided in the surface of the semiconductor layer separate from the first drain region in a direction away from the gate electrode, and a Schottky electrode provided on the semiconductor layer between the first and second drain regions.Type: GrantFiled: October 7, 2004Date of Patent: October 7, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Tomoko Matsudai, Kazutoshi Nakamura, Akio Nakagawa
-
Publication number: 20080185640Abstract: A first main electrode is provided on one surface thereof. On the other surface thereof, a second semiconductor layer of the first conduction type and a third semiconductor layer of the second conduction type are arranged alternately along the surface. A fourth semiconductor layer of the second conduction type and a fifth semiconductor layer of the first conduction type are stacked on the surfaces of the second and third semiconductor layers. The semiconductor device further comprises a control electrode formed in a trench with an insulator interposed therebetween. The trench passes through the fourth and fifth semiconductor layers and reaches the second semiconductor layer. A sixth semiconductor layer of the first conduction type is diffused from the bottom of the trench. A second main electrode is connected to the fourth and fifth semiconductor layers.Type: ApplicationFiled: March 18, 2008Publication date: August 7, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Akio NAKAGAWA
-
Publication number: 20080099837Abstract: This semiconductor device an epitaxial layer of a first conductivity type formed on a surface of the first semiconductor layer, and a base layer of a second conductivity type formed on a surface of the epitaxial layer. A diffusion layer of a first conductivity type is selectively formed in the base layer, and a trench penetrates the base layer to reach the epitaxial layer. A gate electrode is formed in the trench through the gate insulator film formed on the inner wall of the trench. A first buried diffusion layer of a second conductivity type is formed in the epitaxial layer deeper than the bottom of the gate electrode. A second buried diffusion layer connects the first buried diffusion layer and the base layer and has a resistance higher than that of the first buried diffusion layer.Type: ApplicationFiled: October 25, 2007Publication date: May 1, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Miwako AKIYAMA, Akio Nakagawa, Yusuke Kawaguchi, Syotaro Ono, Yoshihiro Yamaguchi
-
Patent number: 7358566Abstract: A first main electrode is provided on one surface thereof. On the other surface thereof, a second semiconductor layer of the first conduction type and a third semiconductor layer of the second conduction type are arranged alternately along the surface. A fourth semiconductor layer of the second conduction type and a fifth semiconductor layer of the first conduction type are stacked on the surfaces of the second and third semiconductor layers. The semiconductor device further comprises a control electrode formed in a trench with an insulator interposed therebetween. The trench passes through the fourth and fifth semiconductor layers and reaches the second semiconductor layer. A sixth semiconductor layer of the first conduction type is diffused from the bottom of the trench. A second main electrode is connected to the fourth and fifth semiconductor layers.Type: GrantFiled: June 30, 2006Date of Patent: April 15, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Akio Nakagawa
-
Publication number: 20080035992Abstract: This semiconductor device comprises a drift layer of a first conductivity type formed on a drain layer of a first conductivity type, and a drain electrode electrically connected to the drain layer. A semiconductor base layer of a second conductivity type is formed in a surface of the drift layer, and a source region of a first conductivity type is further formed in the semiconductor base layer. A source electrode is electrically connected to the source region and a semiconductor base layer. Plural gate electrodes are formed through a gate insulation film so that a semiconductor base layer may be sandwiched by the gate electrodes. The width of the semiconductor base layer sandwiched by the gate electrodes is 0.3 micrometers or less.Type: ApplicationFiled: August 9, 2007Publication date: February 14, 2008Applicant: Kabushiki Kaisha ToshibaInventors: Yusuke KAWAGUCHI, Yoshihiro Yamaguchi, Syotaro Ono, Akio Nakagawa, Miwako Akiyama, Kazuya Nakayama, Masakazu Yamaguchi
-
Publication number: 20070290237Abstract: An insulated gate bipolar transistor has a p-type emitter layer; an n-type buffer layer provided on the p-type emitter layer; an n-type base layer provided on the n-type buffer layer and having a higher resistivity than the n-type buffer layer; a p-type base layer provided in part of an upper surface of the n-type base layer; an n-type source layer provided in part of an upper surface of the p-type base layer; a trench extending through the n-type source layer and the p-type base layer to the n-type base layer; a gate electrode provided in the trench; and a gate insulating film provided between the gate electrode and an inner surface of the trench. The p-type emitter layer has a thickness of 5 to 50 ?m and a dopant concentration of 2×1016 to 1×1018 cm?3.Type: ApplicationFiled: June 15, 2007Publication date: December 20, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Akio NAKAGAWA
-
Publication number: 20070257708Abstract: A semiconductor module comprises a mounting board. A plurality of power switching device chips are mounted on the mounting board by flip-chip bonding. The chip has an upper surface and a lower surface and is configured to face the upper surface toward the mounting board. A drive IC chip is mounted on the mounting board by flip-chip bonding. The drive IC chip is operative to drive gates of transistors formed in the plurality of power switching device chips. A plurality of heat sink members are located on the lower surfaces of the plurality of power switching device chips, respectively. A resinous member is provided to seal the plurality of power switching device chips and the drive IC chip in a single package.Type: ApplicationFiled: July 16, 2007Publication date: November 8, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazuo Shimokawa, Takashi Koyanagawa, Masako Ooishi, Tatsuya Yamada, Osamu Usuda, Yoshiki Endo, Taiki Miura, Masaki Toyoshima, Ichiro Omura, Akio Nakagawa, Kenichi Matsushita, Yusuke Kawaguchi, Haruki Arai, Hiroshi Takei, Tomohiro Kawano, Noriaki Yoshikawa, Morio Takahashi, Yasuhito Saito, Masahiro Urase
-
Publication number: 20070257376Abstract: A semiconductor module comprises a mounting board. A plurality of power switching device chips are mounted on the mounting board by flip-chip bonding. The chip has an upper surface and a lower surface and is configured to face the upper surface toward the mounting board. A drive IC chip is mounted on the mounting board by flip-chip bonding. The drive IC chip is operative to drive gates of transistors formed in the plurality of power switching device chips. A plurality of heat sink members are located on the lower surfaces of the plurality of power switching device chips, respectively. A resinous member is provided to seal the plurality of power switching device chips and the drive IC chip in a single package.Type: ApplicationFiled: July 16, 2007Publication date: November 8, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazuo Shimokawa, Takashi Koyanagawa, Masako Ooishi, Tatsuya Yamada, Osamu Usuda, Yoshiki Endo, Taiki Miura, Masaki Toyoshima, Ichiro Omura, Akio Nakagawa, Kenichi Matsushita, Yusuke Kawaguchi, Haruki Arai, Hiroshi Takei, Tomohiro Kawano, Noriaki Yoshikawa, Morio Takahashi, Yasuhito Saito, Masahiro Urase
-
Publication number: 20070242223Abstract: It is an object of the present invention to provide a pupillary reflex checking apparatus that enables a subject to check his own pupillary reflex and that keeps down cost and to provide a fatigue recovery facilitating apparatus that includes the pupillary reflex checking apparatus. The pupillary reflex apparatus of the present invention includes, as essential elements of its structure, a reflecting unit and a stimulus applying unit. Of these, the reflecting unit has a structure which includes an optical reflecting surface disposed in a plane that intersects with a visual axis of a subject such that an image of a pupil of a subject's eye is formed on the optical reflecting surface. Further, the stimulus applying unit applies a stimulus to induce the pupillary reflex in the subject. Specifically, it is possible to use a light source which gives a light stimulus to the subject's eye, such as an LED light source, an electric bulb, a strobe, or the like, as the stimulus applying unit.Type: ApplicationFiled: March 16, 2005Publication date: October 18, 2007Inventor: Akio Nakagawa
-
Publication number: 20070194372Abstract: Disclosed is a trench MOSFET, including: a trench gate structure having a gate electrode and a gate insulating film; an n-type diffusion layer formed to face the gate electrode via the gate insulating film at an upper portion of the trench; a p-type base layer formed to face the gate electrode via the gate insulating film at a lower portion than the upper portion; an n-type epitaxial layer locating to face the gate electrode via the gate insulating film at a further lower portion than the lower portion; a metal layer formed departing from the trench in parallel with a depth direction of the trench, penetrating the n-type diffusion layer and the p-type base layer, to reach the n-type epitaxial layer; and a p-type layer with higher impurity concentration than the p-type base layer, locating to be in contact with the p-type base layer and the metal layer.Type: ApplicationFiled: April 25, 2007Publication date: August 23, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Syotaro Ono, Akio Nakagawa, Yusuke Kawaguchi, Yoshihiro Yamaguchi
-
Patent number: 7230297Abstract: Disclosed is a trench MOSFET, including: a trench gate structure having a gate electrode and a gate insulating film; an n-type diffusion layer formed to face the gate electrode via the gate insulating film at an upper portion of the trench; a p-type base layer formed to face the gate electrode via the gate insulating film at a lower portion than the upper portion; an n-type epitaxial layer locating to face the gate electrode via the gate insulating film at a further lower portion than the lower portion; a metal layer formed departing from the trench in parallel with a depth direction of the trench, penetrating the n-type diffusion layer and the p-type base layer, to reach the n-type epitaxial layer; and a p-type layer with higher impurity concentration than the p-type base layer, locating to be in contact with the p-type base layer and the metal layer.Type: GrantFiled: May 12, 2005Date of Patent: June 12, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Akio Nakagawa, Yusuke Kawaguchi, Yoshihiro Yamaguchi
-
Patent number: 7227225Abstract: A second semiconductor region is formed on a first semiconductor region. A third semiconductor region is formed on a part of the second semiconductor region. A trench ranges from a surface of the third semiconductor region to the third semiconductor region and the second semiconductor region. The trench penetrates the third semiconductor region, and the depth of the trench is shorter than that of a deepest bottom portion of the second semiconductor region, and the second semiconductor region does not exist under a bottom surface of the trench. A gate insulating film is formed on facing side surfaces of the trench. First and second gate electrodes are formed on the gate insulating film. The first and second gate electrodes are separated from each other. The conductive material is formed between the first and second gate electrodes on the side surfaces of the trench, with an insulating film intervened therebetween.Type: GrantFiled: April 22, 2004Date of Patent: June 5, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Yusuke Kawaguchi, Akio Nakagawa
-
Publication number: 20070063307Abstract: A semiconductor device comprises a high side switching element, a driver circuit, and a low side switching element. The high side switching element is formed on a first semiconductor substrate, has a current path to one end of which an input voltage is supplied, and the other end of the current path is connected to an inductance. The driver circuit is formed on the first semiconductor substrate, on which the high side switching element is formed, and drives the high side switching element. The low side switching element is formed on a second semiconductor substrate separate from the first semiconductor substrate, and has a drain connected to the inductance and a source supplied with a reference potential.Type: ApplicationFiled: October 16, 2006Publication date: March 22, 2007Inventors: Kazutoshi Nakamura, Norio Yasuhara, Tomoko Matsudai, Kenichi Matsushita, Akio Nakagawa
-
Publication number: 20070013351Abstract: An electronic power unit includes first and second MOS transistors and a digital control circuit. The first MOS transistor applies a voltage to the load. The second MOS transistor remains on while the first MOS transistor remains off and rectifies the current flowing in the load. The digital control circuit turns on the first transistor upon lapse of a first time interval from the time the second MOS transistor is turned off. The digital control circuit turns on the second MOS transistor upon lapse of a second time interval from the time the first MOS transistor is turned off. The digital control circuit controls the on-period of the first MOS transistor so that the voltage applied to the load is constant in a discontinuous conduction mode. The digital control circuit determines, while the voltage applied to the load is constant, an optimal value of the first time from the duty.Type: ApplicationFiled: July 13, 2006Publication date: January 18, 2007Inventors: Toshiyuki Naka, Akio Nakagawa, Kazutoshi Nakamura
-
Publication number: 20070007589Abstract: A first main electrode is provided on one surface thereof. On the other surface thereof, a second semiconductor layer of the first conduction type and a third semiconductor layer of the second conduction type are arranged alternately along the surface. A fourth semiconductor layer of the second conduction type and a fifth semiconductor layer of the first conduction type are stacked on the surfaces of the second and third semiconductor layers. The semiconductor device further comprises a control electrode formed in a trench with an insulator interposed therebetween. The trench passes through the fourth and fifth semiconductor layers and reaches the second semiconductor layer. A sixth semiconductor layer of the first conduction type is diffused from the bottom of the trench. A second main electrode is connected to the fourth and fifth semiconductor layers.Type: ApplicationFiled: June 30, 2006Publication date: January 11, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Akio Nakagawa
-
Publication number: 20070001263Abstract: A semiconductor device comprises a first semiconductor layer of the first conduction type; and a second semiconductor layer of the second conduction type formed on one surface of the first semiconductor layer. The semiconductor device also comprises a gate electrode formed in a trench with an insulator interposed therebetween, the trench passing through the second semiconductor layer and reaching the first semiconductor layer; and a third semiconductor layer of the first conduction type formed on a surface of the second semiconductor layer between adjacent gate electrodes. The semiconductor device further comprises a first main electrode connected to the second and third semiconductor layers: a fourth semiconductor layer of the second conduction type formed on the other surface of the first semiconductor layer; and a second main electrode connected to the fourth semiconductor layer. The semiconductor layer between adjacent gates has a width d, which satisfies a relation of 2??d?0.Type: ApplicationFiled: June 30, 2006Publication date: January 4, 2007Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Akio Nakagawa
-
Patent number: 7138698Abstract: A semiconductor device comprises a high side switching element, a driver circuit, and a low side switching element. The high side switching element is formed on a first semiconductor substrate, has a current path to one end of which an input voltage is supplied, and the other end of the current path is connected to an inductance. The driver circuit is formed on the first semiconductor substrate, on which the high side switching element is formed, and drives the high side switching element. The low side switching element is formed on a second semiconductor substrate separate from the first semiconductor substrate, and has a drain connected to the inductance and a source supplied with a reference potential.Type: GrantFiled: December 9, 2004Date of Patent: November 21, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Kazutoshi Nakamura, Norio Yasuhara, Tomoko Matsudai, Kenichi Matsushita, Akio Nakagawa
-
Patent number: 7115946Abstract: A semiconductor device includes a semiconductor region of a first conductivity type, a drain region of the first conductivity type, an offset region of the first conductivity type, a body region of the second conductivity type, a source region of the first conductivity type, a gate insulating film and a gate electrode. The drain region is provided in a surface of the semiconductor region and is shaped like a stripe. The offset region is provided in the surface of the semiconductor region and surrounds the drain region. The body region is provided in the surface of the semiconductor region and surrounds the offset region. The source region is provided in a surface of the body region and surrounds the offset region. The gate insulating film is provided on a part of the body region. The gate electrode is provided on the gate insulating film.Type: GrantFiled: September 20, 2001Date of Patent: October 3, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Yusuke Kawaguchi, Kazutoshi Nakamura, Akio Nakagawa