Patents by Inventor Anuwat Saetow
Anuwat Saetow has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10127100Abstract: A method, system, and/or computer program product corrects a data error that has been caused by a break in a conductor link in a memory. A memory controller detects a line malfunction in a data bit transmission line between a first bit node and a second bit node in a memory, and then identifies a constant voltage state at the second bit node that is caused by the line malfunction. In response to determining that the constant voltage state is non-representative of the bit value intended to be transmitted from the first bit node to the second bit node, an inversion logic inverts bit values for all bits in an original bit array to create an inverted bit array, which is stored in the array of memory cells for future retrieval and re-inversion, in order to reconstruct the original bit array.Type: GrantFiled: June 3, 2016Date of Patent: November 13, 2018Assignee: International Business Machines CorporationInventors: Edgar R. Cordero, Briana E. Foxworth, Andre A. Marin, Kevin M. McIlvain, Lucas W. Mulkey, Anuwat Saetow
-
Publication number: 20180308544Abstract: Embodiments include techniques for static random access memory (SRAM) bitline equalization using phase change material (PCM). The techniques include detecting a defect in SRAM bitlines, and programming a variable resistance PCM cell to offset the detected defect. The techniques also include measuring signal development time for the SRAM bitlines, and adjusting the programming of the variable resistance PCM cell based at least in part on the measured signal development for the SRAM bitlines.Type: ApplicationFiled: April 25, 2017Publication date: October 25, 2018Inventors: David D. Cadigan, William V. Huott, Adam J. McPadden, Anuwat Saetow
-
Publication number: 20180308545Abstract: Embodiments include techniques for static random access memory (SRAM) bitline equalization using phase change material (PCM). The techniques include detecting a defect in SRAM bitlines, and programming a variable resistance PCM cell to offset the detected defect. The techniques also include measuring signal development time for the SRAM bitlines, and adjusting the programming of the variable resistance PCM cell based at least in part on the measured signal development for the SRAM bitlines.Type: ApplicationFiled: November 13, 2017Publication date: October 25, 2018Inventors: David D. Cadigan, William V. Huott, Adam J. McPadden, Anuwat Saetow
-
Patent number: 10096353Abstract: A refresh command is communicated to a memory device to initiate an interruptible refresh which contains multiple segment refreshes separated by interrupt boundaries. A command is communicated to the memory device before execution of a segment refresh and the segment refresh is delayed at an interrupt boundary. Alternatively, a first number of commands in a queue is determined. A first number of segment refreshes to execute is determined based on the first number of commands. The first number of segment refreshes to execute is communicated to the memory device to cause execution of the first number of segment refreshes. A second number of commands in the queue is determined. A second number of segment refreshes to execute is determined based on the second number of commands. The second number of segment refreshes to execute is communicated to the memory device to cause execution of the second number of segment refreshes.Type: GrantFiled: November 7, 2013Date of Patent: October 9, 2018Assignee: International Business Machines CorporationInventors: Edgar R. Cordero, Carlos A. Fernandez, Joab D. Henderson, William P. Hovis, Jeffrey A. Sabrowski, Anuwat Saetow, Saravanan Sethuraman
-
Publication number: 20180246781Abstract: An aspect includes a method for auto-disabling dynamic random access memory (DRAM) error checking based on a threshold. A method includes receiving data at a DRAM and executing error checking logic based on the data. The error checking logic detects and error condition in the data and it is determined, at the DRAM, whether detecting the error condition in the data causes an error threshold to be reached. The error checking logic is disabled at the DRAM in response to determining that detecting the error condition in the data causes the error the error threshold to be reached.Type: ApplicationFiled: May 1, 2018Publication date: August 30, 2018Inventors: Edgar R. Cordero, Marc A. Gollub, Warren E. Maule, Lucas W. Mulkey, Anuwat Saetow
-
Patent number: 9996414Abstract: An aspect includes a method for auto-disabling dynamic random access memory (DRAM) error checking based on a threshold. A method includes receiving data at a DRAM from a memory controller and executing error checking logic based on the data. The error checking logic detects an error condition in the data and it is determined, at the DRAM, whether detecting the error condition in the data causes an error threshold to be reached. The error checking logic is disabled at the DRAM in response to determining that detecting the error condition in the data causes the error the error threshold to be reached. The error condition is communicated to the memory controller in response to determining that detecting the error condition does not cause the error threshold to be reached.Type: GrantFiled: July 12, 2016Date of Patent: June 12, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edgar R. Cordero, Marc A. Gollub, Warren E. Maule, Lucas W. Mulkey, Anuwat Saetow
-
Patent number: 9972376Abstract: A refresh command is received from a memory controller. An interruptible refresh containing multiple segment refreshes is initiated. The segment refreshes are separated by interrupt boundaries. A command is received before execution of a segment refresh. The first command is executed and execution of the first segment refresh is delayed at a first interrupt boundary. Alternatively, a first number of segment refreshes to execute is received from a memory controller. The received first number of segment refreshes is executed. A second number of segment refreshes to execute is received from a memory controller. The received second number of segment refreshes is executed. No segment refreshes are executed between the execution of the first number of segment refreshes and the execution of the second number of segment refreshes.Type: GrantFiled: November 7, 2013Date of Patent: May 15, 2018Assignee: International Business Machines CorporationInventors: Edgar R. Cordero, Carlos A. Fernandez, Joab D. Henderson, William P. Hovis, Jeffrey A. Sabrowski, Anuwat Saetow, Saravanan Sethuraman
-
Patent number: 9965346Abstract: An aspect includes identifying a repaired memory array element in a memory array, and identifying memory array elements in the memory array that are adjacent to the repaired memory array element. A group that includes the repaired and adjacent memory array elements is formed and monitored for error conditions. It is determined whether a number of the error conditions exceeds a threshold. A repair action is performed to the memory array based on determining that the number of error conditions exceeds the threshold.Type: GrantFiled: April 12, 2016Date of Patent: May 8, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David D. Cadigan, Charles A. Kilmer, Anil B. Lingambudi, Adam J. McPadden, Anuwat Saetow
-
Publication number: 20180089126Abstract: An apparatus and method may detect and reduce noise on data busses by adjusting the phase of the input/output (I/O) signals in a controlled, predictable manner. The control may allow a maximum data rate to be achieved. In one embodiment, an algorithm used to determine phase change data may be handled by a feedback loop and may be dynamically adjusted. The system may detect noise on rails and critical signals for logging in call home data. The system may maintain a database of settings as a function of a workload. The system may be used in the field as the workload changes to determine that a signal has reached a first threshold. In response to determining that the signal has reached the first threshold, an alert is initiated. A system may determine that the signal has reached a second threshold. In response to determining that the signal has reached the second threshold, the signal may be coupled to logic circuitry.Type: ApplicationFiled: September 28, 2016Publication date: March 29, 2018Inventors: David D. Cadigan, Samuel R. Connor, Michael A. Cracraft, William V. Huott, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler
-
Publication number: 20180074109Abstract: A method detects electromigration in an electronic device. An integrated circuit, which is within an electronic device, is quiescented. An isolation power switch applies a test voltage from a field power source to a target voltage rail in the integrated circuit. An isolation power switch isolates the target voltage rail from the field power source. A voltage sensor coupled to the target voltage rail measures a field voltage decay rate for the target voltage rail. A voltage record comparator logic within the integrated circuit compares the field voltage decay rate to an initial voltage decay rate for the target voltage rail. In response to a difference between the field voltage decay rate and the initial voltage decay rate for the target voltage rail exceeding a predetermined limit, a signal is sent to an alarm associated with the electronic device.Type: ApplicationFiled: November 20, 2017Publication date: March 15, 2018Inventors: David D. Cadigan, William V. Huott, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler
-
Publication number: 20180018217Abstract: An aspect includes a method for auto-disabling dynamic random access memory (DRAM) error checking based on a threshold. A method includes receiving data at a DRAM from a memory controller and executing error checking logic based on the data. The error checking logic detects and error condition in the data and it is determined, at the DRAM, whether detecting the error condition in the data causes an error threshold to be reached. The error checking logic is disabled at the DRAM in response to determining that detecting the error condition in the data causes the error the error threshold to be reached. The error condition is communicated to the memory controller in response to determining that detecting the error condition does not cause the error threshold to be reached.Type: ApplicationFiled: July 12, 2016Publication date: January 18, 2018Inventors: Edgar R. Cordero, Marc A. Gollub, Warren E. Maule, Lucas W. Mulkey, Anuwat Saetow
-
Patent number: 9857416Abstract: A method detects electromigration in a field replaceable unit. An integrated circuit, which is within a field replaceable unit (FRU) in an electronic device, is quiescented. An isolation power switch applies a test voltage from a field power source to a target voltage rail in the integrated circuit. An isolation power switch isolates the target voltage rail from the field power source. A voltage sensor coupled to the target voltage rail measures a field voltage decay rate for the target voltage rail. A voltage record comparator logic within the integrated circuit compares the field voltage decay rate to an initial voltage decay rate for the target voltage rail. In response to a difference between the field voltage decay rate and the initial voltage decay rate for the target voltage rail exceeding a predetermined limit, a signal is sent to an output device.Type: GrantFiled: February 26, 2016Date of Patent: January 2, 2018Assignee: International Business Machines CorporationInventors: David D. Cadigan, William V. Huott, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler
-
Publication number: 20170351566Abstract: A method, system, and/or computer program product corrects a data error that has been caused by a break in a conductor link in a memory. A memory controller detects a line malfunction in a data bit transmission line between a first bit node and a second bit node in a memory, and then identifies a constant voltage state at the second bit node that is caused by the line malfunction. In response to determining that the constant voltage state is non-representative of the bit value intended to be transmitted from the first bit node to the second bit node, an inversion logic inverts bit values for all bits in an original bit array to create an inverted bit array, which is stored in the array of memory cells for future retrieval and re-inversion, in order to reconstruct the original bit array.Type: ApplicationFiled: June 3, 2016Publication date: December 7, 2017Inventors: EDGAR R. CORDERO, BRIANA E. FOXWORTH, ANDRE A. MARIN, KEVIN M. MCILVAIN, LUCAS W. MULKEY, ANUWAT SAETOW
-
Publication number: 20170308309Abstract: An aspect includes coherency management between volatile memory and non-volatile memory in a through-silicon via (TSV) module of a computer system. A plurality of TSV write signals is simultaneously provided to the volatile memory and the non-volatile memory. A plurality of values of the TSV write signals is captured within a buffer of the non-volatile memory corresponding to a data set written to the volatile memory. Storage space is freed within the buffer as the data set corresponding to the values of the TSV write signals stored within the buffer is written to a non-volatile memory array within the non-volatile memory.Type: ApplicationFiled: April 26, 2016Publication date: October 26, 2017Inventors: Edgar R. Cordero, Kyu-hyoun Kim, Warren E. Maule, Adam J. McPadden, Anuwat Saetow
-
Publication number: 20170300338Abstract: A computer-implemented method for command-address-control calibration of a memory device includes starting, via a processor, a controller clock for the memory device, releasing, via the processor, a reset on the memory device, running, via the processor, a calibration pattern for calibrating the memory device by placing the memory device in calibration mode, where the calibration pattern is initiated prior to an initialization of the memory device, calibrating, via the processor, the memory device with a calibration setting based on the calibration pattern, and initializing the memory device based on the calibration setting.Type: ApplicationFiled: April 14, 2016Publication date: October 19, 2017Inventors: David D. Cadigan, Stephen P. Glancy, William V. Huott, Kyu-hyoun Kim, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler
-
Publication number: 20170293514Abstract: An aspect includes identifying a repaired memory array element in a memory array, and identifying memory array elements in the memory array that are adjacent to the repaired memory array element. A group that includes the repaired and adjacent memory array elements is formed and monitored for error conditions. It is determined whether a number of the error conditions exceeds a threshold. A repair action is performed to the memory array based on determining that the number of error conditions exceeds the threshold.Type: ApplicationFiled: April 12, 2016Publication date: October 12, 2017Inventors: David D. Cadigan, Charles A. Kilmer, Anil B. Lingambudi, Adam J. McPadden, Anuwat Saetow
-
Patent number: 9753806Abstract: A method, system and memory controller are provided for implementing signal integrity fail recovery and mainline calibration for Dynamic Random Access Memory (DRAM). After identifying a failed DRAM, the DRAM is marked as bad and taken out of mainline operation. Characterization tests and periodic calibrations are run to evaluate optimal settings and to determine if the marked DRAM is recoverable. If recoverable, the marked DRAM chip is redeployed. If unrecoverable, error reporting is provided to the user.Type: GrantFiled: October 14, 2016Date of Patent: September 5, 2017Assignee: International Business Machines CorporationInventors: Stephen P. Glancy, Jeremy R. Neaton, Anuwat Saetow, Jacob D. Sloat
-
Patent number: 9753076Abstract: An integrated circuit is configured to detect current leakage that results from electromigration in the integrated circuit. An isolation power switch selectively connects a target voltage rail in the integrated circuit to a power source. A voltage memory stores a record of an initial voltage decay rate for the target voltage rail while isolated from a manufacturer's power source. A voltage record comparator logic compares the initial voltage decay rate to a field voltage decay rate for the target voltage rail when isolated from a field power source. An output device indicates that a difference between the initial voltage decay rate and the field voltage decay rate for the target voltage rail exceeds a predefined limit, where the difference is a result of current leakage caused by electromigration in the integrated circuit.Type: GrantFiled: January 28, 2016Date of Patent: September 5, 2017Assignee: International Business Machines CorporationInventors: David D. Cadigan, William V. Huott, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler
-
Publication number: 20170219648Abstract: A method detects electromigration in a field replaceable unit. An integrated circuit, which is within a field replaceable unit (FRU) in an electronic device, is quiescented. An isolation power switch applies a test voltage from a field power source to a target voltage rail in the integrated circuit. An isolation power switch isolates the target voltage rail from the field power source. A voltage sensor coupled to the target voltage rail measures a field voltage decay rate for the target voltage rail. A voltage record comparator logic within the integrated circuit compares the field voltage decay rate to an initial voltage decay rate for the target voltage rail. In response to a difference between the field voltage decay rate and the initial voltage decay rate for the target voltage rail exceeding a predetermined limit, a signal is sent to an output device.Type: ApplicationFiled: February 26, 2016Publication date: August 3, 2017Inventors: David D. Cadigan, William V. Huott, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler
-
Publication number: 20170219645Abstract: An integrated circuit is configured to detect current leakage that results from electromigration in the integrated circuit. An isolation power switch selectively connects a target voltage rail in the integrated circuit to a power source. A voltage memory stores a record of an initial voltage decay rate for the target voltage rail while isolated from a manufacturer's power source. A voltage record comparator logic compares the initial voltage decay rate to a field voltage decay rate for the target voltage rail when isolated from a field power source. An output device indicates that a difference between the initial voltage decay rate and the field voltage decay rate for the target voltage rail exceeds a predefined limit, where the difference is a result of current leakage caused by electromigration in the integrated circuit.Type: ApplicationFiled: January 28, 2016Publication date: August 3, 2017Inventors: David D. Cadigan, William V. Huott, Adam J. McPadden, Anuwat Saetow, Gary A. Tressler