Patents by Inventor Baozhen Li
Baozhen Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11244850Abstract: An IC device includes a simultaneously formed capacitor and resistor structure. The capacitor and resistor may be located between a Back End of the Line (BEOL) interconnect stack and an external device interconnect pad of the IC device. The resistor may be used to step down a voltage applied across the resistor. The resistor may include one or more resistor plates that are formed simultaneously with a respective one or more plates of the capacitor. For example, a capacitor plate and a resistor plate may be patterned and formed from the same conductive sheet. Each of the resistor plates may be connected to one or more vertical interconnect accesses (VIA).Type: GrantFiled: November 18, 2019Date of Patent: February 8, 2022Assignee: International Business Machines CorporationInventors: Jim Shih-Chun Liang, Baozhen Li, Chih-Chao Yang
-
Patent number: 11239278Abstract: A dielectric spacer is formed laterally adjacent to a bottom conductive structure. The dielectric spacer is configured to limit the area in which a subsequently formed top contact structure can contact the bottom conductive structure. In some embodiments, only a topmost surface of the bottom conductive structure is contacted by the top contact structure. In other embodiments, a topmost surface and an upper sidewall surface of the bottom conductive structure is contacted by the top contact structure.Type: GrantFiled: February 4, 2020Date of Patent: February 1, 2022Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Baozhen Li, Theodorus E. Standaert, Koichi Motoyama
-
Patent number: 11227796Abstract: A semiconductor structure and a process for forming a semiconductor structure. There is a back end of the line wiring layer which includes a wiring line, a multilayer cap layer and an ILD layer. A metal-filled via extends through the ILD layer and partially through the cap layer to make contact with the wiring line. There is a reliability enhancement material formed in one of the layers of the cap layer. The reliability enhancement material surrounds the metal-filled via only in the cap layer to make a bottom of the metal-filled via that contacts the wiring line be under compressive stress, wherein the compressive reliability enhancement material has different physical properties than the cap layer.Type: GrantFiled: September 18, 2019Date of Patent: January 18, 2022Assignee: ELPIS TECHNOLOGIES INC.Inventors: Lawrence A. Clevenger, Baozhen Li, Xiao H. Liu, Kirk D. Peterson
-
Patent number: 11205588Abstract: Interconnect structures having enhanced reliability is provided in which an electrically conductive structure having a line portion and a via portion is formed utilizing a subtractive process. In some embodiments, a non-conductive barrier liner is formed on physically exposed sidewalls of the via portion and physically exposed sidewalls and a topmost surface of the line portion of the electrically conductive structure. An electrically conductive metal cap is formed on a topmost surface of the via portion of the electrically conductive structure. In other embodiments, a conductive barrier spacer is formed on physically exposed sidewalls of the via portion and physically exposed sidewalls of the line portion of the electrically conductive structure. An electrically conductive metal cap is formed on a topmost surface of the via portion of the electrically conductive structure.Type: GrantFiled: July 10, 2019Date of Patent: December 21, 2021Assignee: International Business Machines CorporationInventors: Baozhen Li, Chih-Chao Yang, Naftali E. Lustig
-
Patent number: 11195751Abstract: An interconnect or memory structure is provided that includes a first electrically conductive structure having a concave upper surface embedded in a first interconnect dielectric material layer. A first metal-containing cap contacts the concave upper surface of the first electrically conductive structure. The first metal-containing cap has a topmost surface that is coplanar with a topmost surface of the first interconnect dielectric material layer. A second metal-containing cap having a planar bottommost surface contacts the topmost surface of the first metal-containing cap. A metal-containing structure having a planar bottommost surface contacts a planar topmost surface of the second metal-containing cap.Type: GrantFiled: September 13, 2019Date of Patent: December 7, 2021Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Baozhen Li
-
Patent number: 11177213Abstract: An anti-fuse device having enhanced programming efficiency is provided. The anti-fuse device includes via contact structures that have different critical dimensions located between a first electrode and a second electrode. Notably, a first via contact structure having a first critical dimension is provided between a pair of second via contact structures having a second critical dimension that is greater than the first critical dimension. When a voltage is applied to the device, dielectric breakdown will occur first through the first via contact structure having the first critical dimension.Type: GrantFiled: January 28, 2020Date of Patent: November 16, 2021Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Baozhen Li, Tianji Zhou, Ashim Dutta, Saumya Sharma
-
Patent number: 11171064Abstract: Embodiments are directed to a method for repairing features of a host semiconductor wafer. The method includes forming a feature of the host semiconductor wafer, wherein the feature includes a first conductive material and a surface having a planar region and non-planar regions. The method further includes forming a metal conductive liner over the non-planar regions. The method further includes applying a second conductive material metal layer over said the conductive liner. The method further includes recessing the second conductive material to be substantially planar with the planar region.Type: GrantFiled: August 13, 2018Date of Patent: November 9, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence A. Clevenger, Baozhen Li, Kirk D. Peterson, John E. Sheets, II
-
Patent number: 11171063Abstract: Embodiments are directed to a method for repairing features of a host semiconductor wafer. The method includes forming a feature of the host semiconductor wafer, wherein the feature includes a first conductive material and a surface having a planar region and non-planar regions. The method further includes forming a metal conductive liner over the non-planar regions. The method further includes applying a second conductive material metal layer over said the conductive liner. The method further includes recessing the second conductive material to be substantially planar with the planar region.Type: GrantFiled: February 23, 2017Date of Patent: November 9, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence A. Clevenger, Baozhen Li, Kirk D. Peterson, John E. Sheets, II
-
Patent number: 11164878Abstract: Interconnect structures or memory structures are provided in the BEOL in which topography variation is reduced. Reduced topography variation is achieved by providing a structure that includes a first dielectric capping layer that has a planar topmost surface and/or a second dielectric capping layer that has a planar topmost surface. The first dielectric capping layer has a non-planar bottom surface that contacts both a recessed surface of an interconnect dielectric material layer and a planar topmost surface of at least one electrically conductive structure that is embedded in the interconnect dielectric material layer.Type: GrantFiled: January 30, 2020Date of Patent: November 2, 2021Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Baozhen Li, Raghuveer Reddy Patlolla, Cornelius Brown Peethala
-
Patent number: 11152300Abstract: An electrical fuse device is disclosed. A circuit apparatus can include the fuse device, a first circuit element and a second circuit element. The fuse includes a first contact that has a first electromigration resistance, a second contact that has a second electromigration resistance and a metal line, which is coupled to the first contact and to the second contact, that has a third electromigration resistance that is lower than the second electromigration resistance. The first circuit element is coupled to the first contact and the second circuit element coupled to the second contact. The fuse is configured to conduct a programming current from the first contact to the second contact through the metal line. Further, the programming current causes the metal line to electromigrate away from the second contact to electrically isolate the second circuit element from the first circuit element.Type: GrantFiled: September 16, 2011Date of Patent: October 19, 2021Assignee: International Business Machines CorporationInventors: Baozhen Li, Yan Zun Li, Keith Kwong Hon Wong, Chih-Chao Yang
-
Patent number: 11145591Abstract: An IC device includes an integrated capacitor and anti-fuse. Prior to programming of the anti-fuse, electrical current is configured to flow siloed between a first circuit element and a second circuit element through a first VIA. The anti-fuse may be programed by applying a fusing voltage to a second VIA to charge an anti-fuse plate. Within the anti-fuse, the anti-fuse plate is separated from the first capacitor plate by a dielectric. The fusing voltage causes an electric field between the plates to exceed a breakdown field strength of the dielectric which results in an electric arc between the anti-fuse plate and the capacitor plate. The electric arc fuses or otherwise joins the anti-fuse plate and the capacitor plate. Functionality of the IC device may be altered by allowing or driving current from the first circuit element or the second circuit element across the fused plates.Type: GrantFiled: November 18, 2019Date of Patent: October 12, 2021Assignee: International Business Machines CorporationInventors: Jim Shih-Chun Liang, Baozhen Li, Chih-Chao Yang
-
Patent number: 11145543Abstract: A semiconductor device and method of making the same, wherein in accordance with an embodiment of the present invention, the device includes a first conductive line including a first conductive material, and a second conductive line including a second conductive material. A via connects the first conductive line to the second conductive line, wherein the via includes conductive via material, wherein the via material top surface is coated with a liner material, wherein the via is a bottomless via.Type: GrantFiled: August 15, 2019Date of Patent: October 12, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence A. Clevenger, Baozhen Li, Kirk D. Peterson, Terry A. Spooner, Junli Wang
-
Patent number: 11133462Abstract: A void-less bottom electrode structure is formed at least partially in a via opening having a small feature size and containing a conductive landing pad structure which is composed of a metal-containing seed layer that is subjected to a reflow anneal. A metal-containing structure is located on a topmost surface of the bottom electrode structure. The metal-containing structure may be composed of an electrically conductive metal-containing material or a material stack of electrically conductive metal-containing materials. In some embodiments, the bottom electrode and the metal-containing structure collectively provide a non-volatile memory device.Type: GrantFiled: June 10, 2019Date of Patent: September 28, 2021Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Baozhen Li, Andrew Tae Kim
-
Publication number: 20210287984Abstract: An IC device includes capacitor elements formed within the same wiring level and in an area of the wiring level that is between a pair of wiring lines. This area may be an area that is not previously utilized, may be an area where dummy metal features were traditionally utilized, or the like. In a first implementation, the capacitor elements include a first capacitor comb interleaved with a second capacitor comb. In another implementation, the capacitor element is a perforated capacitor plate. The geometry of the interleaved capacitor combs and the open area of the perforations may be tuned in order to achieve or meet a predetermined uniform wiring level metal density requirement(s). The IC device may utilize a capacitor formed at least in part with the capacitor elements as a decoupling capacitor, a noise filter, a sensor, or the like.Type: ApplicationFiled: March 16, 2020Publication date: September 16, 2021Inventors: Baozhen Li, Jim Shih-Chun Liang, Chih-Chao Yang, Huimei Zhou
-
Patent number: 11121082Abstract: An e-Fuse device including a first electronic feature and a second electronic feature comprised of a conductive material, each of the first electronic feature and the second electronic feature having a width at least as great as a ground rule of a patterning process; and a fuse element comprised of the conductive material having a width less than the ground rule of the patterning process, the fuse element connecting a bottom portion of the first electronic feature and a bottom portion of the second electronic feature. Also disclosed is a method of making the e-Fuse device.Type: GrantFiled: April 17, 2019Date of Patent: September 14, 2021Assignee: International Business Machines CorporationInventors: Andrew T. Kim, Baozhen Li, Chih-Chao Yang, Ernest Y. Wu
-
Publication number: 20210280638Abstract: A Resistive Random-Access Memory (RRAM) has an internal electrode; a high k dielectric layer surrounding and in contact with the internal electrode; a lower substrate; and a trench having three or more trench sides disposed within the lower substrate; and one or more interconnects each with an interconnect side. The interconnect side forms part of one of the trench sides. The internal electrode and the high k dielectric layer are disposed within the trench with the interconnect side in contact with the high k dielectric layer. In some embodiments, an external electrode is between and electrically connected to the high k dielectric layer and the internal electrode. The external electrode then forms the electrical connection between the high k dielectric and the interconnect side. Multiple embodiments are disclosed including RRAMs created in multiple substrates; different RRAM configurations; and dual, three-wire RRAMs with two interconnects. Arrays of RRAMs and methods of making are also disclosed.Type: ApplicationFiled: March 9, 2020Publication date: September 9, 2021Inventors: Baozhen Li, Chih-Chao Yang, Barry Linder, Vijay Narayanan
-
Publication number: 20210272902Abstract: A method of increasing the surface area of a contact to an electrical device that in one embodiment includes forming a contact stud extending through an intralevel dielectric layer to a component of the electrical device, and selectively forming a contact region on the contact stud. The selectively formed contact region has an exterior surface defined by a curvature and has a surface area that is greater than a surface area of the contact stud. An interlevel dielectric layer is formed on the intralevel dielectric layer, wherein an interlevel contact extends through the interlevel dielectric layer into direct contact with the selectively formed contact region.Type: ApplicationFiled: May 20, 2021Publication date: September 2, 2021Inventors: Lawrence A. Clevenger, Baozhen Li, Kirk D. Peterson, Terry A. Spooner, Junli Wang
-
Patent number: 11101213Abstract: An eFuse structure including a semiconductor substrate; back end of the line (BEOL) metallization levels on the semiconductor substrate; vias extending through the metallization levels; at least one of the metallization levels including one or more metallic plates in electrical contact with one of the vias, the one or more metallic plates having at least one fusible link in electrical contact with one or more additional vias. The eFuse structure may form a multi-fuse structure such that each fusible link may be fused separately or together at the same time.Type: GrantFiled: January 28, 2020Date of Patent: August 24, 2021Assignee: International Business Machines CorporationInventors: Baozhen Li, Chih-Chao Yang, Jim Shih-Chun Liang, Tian Shen
-
Patent number: 11099230Abstract: An electromigration (EM) test structure for localizing EM-induced voids is provided. The EM test structure includes an EM test element, a via, and a stress line. The EM test element includes a first force pad and a first sense pad. The via electrically connects the EM test element to the stress line. A second end portion of the stress line includes a second force pad and a second sense pad. The second force pad defines, at least in part, a conductive pathway between the first and second force pads. The second sense pad defines, at least in part, a conductive pathway between the first and second sense pads to facilitate four-terminal resistance measurements. A first end portion of the stress line includes a third sense pad that defines, at least in part, a conductive pathway between the first and third sense pads to facilitate four-terminal resistance measurements.Type: GrantFiled: November 30, 2017Date of Patent: August 24, 2021Assignee: International Business Machines CorporationInventors: Baozhen Li, Chih-Chao Yang
-
Publication number: 20210257299Abstract: A back-end-of-the-line (BEOL) interconnect structure is provided that includes a hybrid metal-containing electrically conductive structure and a copper-containing electrically conductive structure embedded in an interconnect dielectric material layer. The hybrid metal-containing electrically conductive structure has a first critical dimension and includes an optional diffusion barrier liner and a hybrid metal-containing region. The copper-containing electrically conductive structure has a second critical dimension that is greater than the first critical dimension and includes an optional first diffusion barrier liner, a hybrid metal-containing liner, a second diffusion barrier liner and a copper-containing region. The hybrid metal-containing region and the hybrid metal-containing liner are compositionally the same and include a metal or metal alloy that has a higher bulk resistivity than copper.Type: ApplicationFiled: February 18, 2020Publication date: August 19, 2021Inventors: Chih-Chao Yang, Chao-Kun Hu, Terry A. Spooner, Baozhen Li