Patents by Inventor Cheng Chen
Cheng Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11984489Abstract: A semiconductor structure includes a first device and a second device. The first device includes: a first gate structure formed over an active region and a first air spacer disposed adjacent to the first gate structure. The second device includes: a second gate structure formed over an isolation structure and a second air spacer disposed adjacent to the second gate structure. The first air spacer and the second air spacer have different sizes.Type: GrantFiled: November 21, 2022Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yi-Hsiu Liu, Feng-Cheng Yang, Tsung-Lin Lee, Wei-Yang Lee, Yen-Ming Chen, Yen-Ting Chen
-
Patent number: 11985324Abstract: Exemplary video processing methods and apparatuses for encoding or decoding a current block by inter prediction are disclosed. Input data of a current block is received and partitioned into sub-partitions and motion refinement is independently performed on each sub-partition. A reference block for each sub-partition is obtained from one or more reference pictures according to an initial motion vector (MV). A refined MV for each sub-partition is derived by searching around the initial MV with N-pixel refinement. One or more boundary pixels of the reference block for a sub-partition is padded for motion compensation of the sub-partition. A final predictor for the current block is generated by performing motion compensation for each sub-partition according to its refined MV. The current block is then encoded or decoded according to the final predictor.Type: GrantFiled: March 13, 2020Date of Patent: May 14, 2024Assignee: HFI INNOVATION INC.Inventors: Yu-Cheng Lin, Chun-Chia Chen, Chih-Wei Hsu, Ching-Yeh Chen, Tzu-Der Chuang, Yu-Wen Huang
-
Patent number: 11984488Abstract: Methods and devices that include a multigate device having a channel layer disposed between a source feature and a drain feature, a metal gate that surrounds the channel layer, and a first air gap spacer interposing the metal gate and the source feature and a second air gap spacer interposing the metal gate and the drain feature. A backside contact extends to the source feature. A power line metallization layer is connected to the backside contact.Type: GrantFiled: April 30, 2021Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Guan-Lin Chen, Kuo-Cheng Chiang, Shi Ning Ju, Chih-Hao Wang, Kuan-Lun Cheng
-
Patent number: 11984419Abstract: Package structures and methods for manufacturing the same are provided. The package structure includes a first bump structure formed over a first substrate. The first bump structure includes a first pillar layer formed over the first substrate and a first barrier layer formed over the first pillar layer. In addition, the first barrier layer has a first protruding portion laterally extending outside a first edge of the first pillar layer. The package structure further includes a second bump structure bonded to the first bump structure through a solder joint. In addition, the second bump structure includes a second pillar layer formed over a second substrate and a second barrier layer formed over the second pillar layer. The first protruding portion of the first barrier layer is spaced apart from the solder joint.Type: GrantFiled: July 26, 2022Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Cheng-Hung Chen, Yu-Nu Hsu, Chun-Chen Liu, Heng-Chi Huang, Chien-Chen Li, Shih-Yen Chen, Cheng-Nan Hsieh, Kuo-Chio Liu, Chen-Shien Chen, Chin-Yu Ku, Te-Hsun Pang, Yuan-Feng Wu, Sen-Chi Chiang
-
Patent number: 11984465Abstract: The present disclosure relates to a CMOS image sensor having a multiple deep trench isolation (MDTI) structure, and an associated method of formation. In some embodiments, the image sensor comprises a boundary deep trench isolation (BDTI) structure disposed at boundary regions of a pixel region surrounding a photodiode. The BDTI structure has a ring shape from a top view and two columns surrounding the photodiode with the first depth from a cross-sectional view. A multiple deep trench isolation (MDTI) structure is disposed at inner regions of the pixel region overlying the photodiode, the MDTI structure extending from the back-side of the substrate to a second depth within the substrate smaller than the first depth. The MDTI structure has three columns with the second depth between the two columns of the BDTI structure from the cross-sectional view. The MDTI structure is a continuous integral unit having a ring shape.Type: GrantFiled: August 9, 2022Date of Patent: May 14, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei Chuang Wu, Ching-Chun Wang, Dun-Nian Yaung, Feng-Chi Hung, Jen-Cheng Liu, Yen-Ting Chiang, Chun-Yuan Chen, Shen-Hui Hong
-
Patent number: 11982951Abstract: A printing head and a method for applying a correction for mounting deviation of light-emitting chips are provided. The printing head includes a plurality of light-emitting chips. Each light-emitting chip includes a plurality of primary light-emitting elements that are continuously arranged. At least one of two adjacent light-emitting chips further includes at least one spare light-emitting element continuously and linearly arranged after the primary light-emitting elements. If the two adjacent light-emitting chips are both at a target mounting position, first N light-emitting units of one of the two light-emitting chips respectively face to first N light-emitting units of the other one of the two light-emitting chips, where N?1. Each two of the light-emitting units facing to each other form a group. One of the two light-emitting units in each of the groups is set to a light emission disabled state.Type: GrantFiled: July 15, 2022Date of Patent: May 14, 2024Assignee: AVISION INC.Inventors: Jian-Zhi Wang, Yen-Cheng Chen, Lun Wang
-
Patent number: 11982802Abstract: Disclosed herein are device and method for performing a total internal reflection scattering (TIRS) measurement to a sample slide. The device comprises a first reflective plate having a first opening; a second reflective plate having second and third openings and disposed on top of the first reflective plate thereby forming a slot therebetween for accommodating the sample slide, wherein the first opening of the first reflective plate is disposed directly underneath the second opening of the second reflective plate; a white light source disposed in the space formed by the third opening of the second reflective plate and configured to emit a white light into the slot; and a first blackout layer disposed on top of the third opening thereby covering the white light source and keeping the emitted white light from leaking. When the sample slide is inserted into the slot, the white light source illuminates the sample slide so as to achieve the TIRS measurement to the sample slide.Type: GrantFiled: March 31, 2022Date of Patent: May 14, 2024Assignee: Chung Yuan Christian UniversityInventors: Cheng-An Lin, Tzu-Yin Hou, You-Wei Li, Yuh-Show Tsai, Ming-Chen Wang
-
Patent number: 11984363Abstract: A semiconductor device includes a semiconductor substrate, a first epitaxial feature having a first semiconductor material over the semiconductor substrate, and a second epitaxial feature having a second semiconductor material over the semiconductor substrate. The second semiconductor material being different from the first semiconductor material. The semiconductor device further includes a first silicide layer on the first epitaxial feature, a second silicide layer on the second epitaxial feature, a metal layer on the first silicide layer, a first contact feature over the metal layer, and a second contact feature over the second silicide layer. A first number of layers between the first contact feature and the first epitaxial feature is greater than a second number of layers between the second contact feature and the second epitaxial feature.Type: GrantFiled: November 28, 2022Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Shih-Cheng Chen, Chun-Hsiung Lin, Chih-Hao Wang
-
Patent number: 11980864Abstract: A method of operating an integrated circuit includes using a first switching device to couple a bio-sensing device to a first signal path, generating, using the bio-sensing device, a bio-sensing signal on the first signal path in response to an electrical characteristic of a sensing film, using a second switching device to couple a temperature-sensing device to a second signal path, and generating, using the temperature-sensing device, a temperature-sensing signal on the second signal path in response to a temperature of the sensing film. The first and second switching devices, the bio-sensing device, the temperature-sensing device, and the sensing film are components of a sensing pixel of a plurality of sensing pixels of the integrated circuit.Type: GrantFiled: August 10, 2022Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTDInventors: Tung-Tsun Chen, Yi-Shao Liu, Jui-Cheng Huang, Chin-Hua Wen, Felix Ying-Kit Tsui, Yung-Chow Peng
-
Patent number: 11982573Abstract: A water environment temperature measurement tool includes measurement boxes and a counterweight box; a plurality of groups of the measurement boxes are provided; the counterweight box is movably connected with a group of measurement boxes; and each measurement box is provided with a temperature measurement instrument inside. The water environment temperature measurement tool further comprises: control mechanisms, each comprising a water inlet pipe, a water retaining member, an elastic member, a control assembly, a rotating seat, a rotating shaft, a second screw rod, a control seat and a rotary assembly. In the water environment temperature measurement tool of the present invention, the control mechanisms can achieve extraction and temperature measurement of water at different water body depths by cooperating with the measurement boxes and the temperature measurement instruments.Type: GrantFiled: July 17, 2023Date of Patent: May 14, 2024Assignees: HOHAI UNIVERSITY, JIANGSU YUZHI RIVER BASIN MANAGEMENT TECHNOLOGY RESEARCH INSTITUTE CO. LTDInventors: Haoyue Gao, Qinghua Luan, Wenqiang Wang, Pengcheng Gu, Jiajun Chen, Lei Sun, Cheng Gao, Ziyuan Wang, Hong Zhou
-
Patent number: 11982936Abstract: A method of fabricating a photomask includes selectively exposing portions of a photomask blank to radiation to change an optical property of the portions of the photomask blank exposed to the radiation, thereby forming a pattern of exposed portions of the photomask blank and unexposed portions of the photomask blank. The pattern corresponds to a pattern of semiconductor device features.Type: GrantFiled: June 30, 2022Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsin-Chang Lee, Ping-Hsun Lin, Yen-Cheng Ho, Chih-Cheng Lin, Chia-Jen Chen
-
Publication number: 20240151346Abstract: A container for containing food or liquid is provided. The container includes a body portion, a lid and an attachment. The lid is detachably disposed on the body portion. The attachment is configured to be disposed on the lid or the body portion and includes a magnetic attraction member and a connecting structure. The magnetic attraction member is adapted to be magnetically connected to a mobile electronic device. The connecting structure is disposed between the magnetic attraction member and the container for selectively fixing the magnetic attraction member at a first position or a second position. The connecting structure includes a fastening member, and the fastening member is adapted to be detachably fastened to the body portion or the lid.Type: ApplicationFiled: June 9, 2023Publication date: May 9, 2024Inventors: JUI-CHEN LU, CHING-YU WANG, YU-TING HUNG, YU-CHANG CHIANG, CHENG-CHE HO
-
Publication number: 20240153895Abstract: Semiconductor dies of a semiconductor die package are directly bonded, and a top metal region may be formed over the semiconductor dies. A plurality of conductive terminals may be formed over the top metal region. The conductive terminals are formed of copper (Cu) or another material that enables low-temperature deposition process techniques, such as electroplating, to be used to form the conductive terminal. In this way, the conductive terminals of the semiconductor die packages described herein may be formed at a relatively low temperature. This reduces the likelihood of thermal deformation of semiconductor dies in the semiconductor die packages. The reduced thermal deformation reduces the likelihood of warpage, breakage, and/or other types of damage to the semiconductor dies of the semiconductor die packages, which may increase performance and/or increase yield of semiconductor die packages.Type: ApplicationFiled: April 19, 2023Publication date: May 9, 2024Inventors: Harry-HakLay CHUANG, Wei-Cheng WU, Chung-Jen HUANG, Yung Chun TU, Chien Lin LIU, Shun-Kuan LIN, Ping-tzu CHEN
-
Publication number: 20240151948Abstract: A photographing optical lens assembly includes, in order from an object side to an image side along an optical axis, a first lens element, a second lens element, a third lens element, a fourth lens element and a fifth lens element. The first lens element has positive refractive power. The second lens element has negative refractive power. The third lens element has an object-side surface being convex in a paraxial region thereof.Type: ApplicationFiled: January 17, 2024Publication date: May 9, 2024Inventors: Cheng-Chen LIN, Hsin-Hsuan HUANG, Shu-Yun YANG
-
Publication number: 20240154016Abstract: A device includes a first nanostructure; a second nanostructure over the first nanostructure; a first high-k gate dielectric disposed around the first nanostructure; a second high-k gate dielectric being disposed around the second nanostructure; and a gate electrode over the first high-k gate dielectric and the second high-k gate dielectric. A portion of the gate electrode between the first nanostructure and the second nanostructure comprises a first portion of a p-type work function metal filling an area between the first high-k gate dielectric and the second high-k gate dielectric.Type: ApplicationFiled: January 17, 2024Publication date: May 9, 2024Inventors: Hsin-Yi Lee, Ji-Cheng Chen, Cheng-Lung Hung, Chi On Chui
-
Publication number: 20240152172Abstract: An overshoot-free fast start-up bandgap reference circuit (100), a chip, and an electronic device. The bandgap reference circuit (100) comprises a bias current generating unit (101) and a reference core unit (102), wherein an output end of the bias current generating unit (101) is connected to an input end of the reference core unit (102), the bias current generating unit (101) generates a bias current (IBIAS) unrelated to the voltage of a power supply and having a zero temperature coefficient, the bias current (IBIAS) is an input signal of the reference core unit (102), and the reference core unit (102) generates a pre-charging current on the basis of the input bias current (IBIAS) and implements overshoot-free fast start-up by means of employing pre-charging.Type: ApplicationFiled: January 16, 2024Publication date: May 9, 2024Applicant: VANCHIP (TIANJIN) TECHNOLOGY CO., LTD.Inventors: Cheng CHEN, Chunling LI, Yongshou WANG, Chenyang GAO
-
Publication number: 20240153979Abstract: A method of manufacturing an image sensor structure includes forming an isolation structure in a substrate to divide the substrate into a first region and a second region, forming a first light sensing region in the first region and a second light sensing region in the second region, forming a first gate structure over the first light sensing region and a second gate structure over the second light sensing region, forming gate spacers on sidewalls of the first and second gate structures, and depositing a blocking layer on sidewalls of the gate spacers. The blocking layer has an opening positioned between the first and second gate structures. A source/drain structure is formed directly under the opening in the blocking layer. The method also includes forming an interlayer dielectric layer over the first and second gate structures and the blocking layer.Type: ApplicationFiled: April 13, 2023Publication date: May 9, 2024Inventors: Wei Long CHEN, Wen-I HSU, Feng-Chi HUNG, Jen-Cheng LIU, Dun-Nian YAUNG
-
Publication number: 20240151304Abstract: For a manual gearshift control of conventional vehicle transmission, a vehicle gearshift automatic control device including a first actuator module, a second actuator module and an electronic control unit, is provided in an add-on manner to retrofit the vehicle transmission with both automatic and manual gearshift functions. In an automatic gearshift mode, the electronic control unit executes the vehicle gearshift automatic control method and receives an automatic gearshift command to drive the first actuator module to push a shift lever to implement a lateral shift selection, or to drive the second actuator module to spin a park lever to implement a longitudinal gearshift. For vehicle security, whenever a vehicle gearshift automatic control device failure or a manual gearshift intervention is detected in the automatic gearshift mode, the electronic control unit shuts off the automatic gearshift mode and switches to a manual gearshift mode to perform the manual gearshift function.Type: ApplicationFiled: February 17, 2023Publication date: May 9, 2024Inventors: Shao-Yu Lee, Zeng-Lung Huang, Bing-Ren Chen, Jia-Cheng Ke
-
Publication number: 20240154025Abstract: A method of forming a semiconductor device includes: forming a fin protruding above a substrate; forming isolation regions on opposing sides of the fin; forming a dummy gate electrode over the fin; removing lower portions of the dummy gate electrode proximate to the isolation regions, where after removing the lower portions, there is a gap between the isolation regions and a lower surface of the dummy gate electrode facing the isolation regions; filling the gap with a gate fill material; after filling the gap, forming gate spacers along sidewalls of the dummy gate electrode and along sidewalls of the gate fill material; and replacing the dummy gate electrode and the gate fill material with a metalType: ApplicationFiled: January 10, 2024Publication date: May 9, 2024Inventors: Shih-Yao Lin, Kuei-Yu Kao, Chih-Han Lin, Ming-Ching Chang, Chao-Cheng Chen
-
Publication number: 20240152253Abstract: The present disclosure generally relates to managing user interface sharing. A computer system receives a representation of a first user interface template that specifies an arrangement of user interface elements. The computer system receiving a request to use the first user interface template for a respective computer system that includes a plurality of installed applications. The computer system initiates a process for creating a user interface for the respective computer system using the first user interface template. The process includes, in accordance with a determination that a first application is not available on the respective computer system, displaying an alert indicating that the first application needs to be installed on the respective computer system. The process includes, in accordance with a determination that the first application is available on the respective computer system, forgoing displaying the alert.Type: ApplicationFiled: December 11, 2023Publication date: May 9, 2024Inventors: Aurelio GUZMAN, Giovanni M. AGNOLI, Matthew BIDDULPH, Edward CHAO, Kevin Will CHEN, Jamie CHENG, Kevin M. LYNCH, Yiqiang NIE, Grant PAUL, Cezar Mihai RADU