Patents by Inventor Chih-Wei Kuo
Chih-Wei Kuo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230413579Abstract: A semiconductor device includes a first magnetic tunneling junction (MTJ) and a second MTJ on a substrate, a first top electrode on the first MTJ and a second top electrode on the second MTJ, a first spacer and a second spacer around the first MTJ, a third spacer and a fourth spacer around the second MTJ, a passivation layer between the second spacer and the third spacer as a top surface of the passivation layer includes a V-shape, and an ultra low-k (ULK) dielectric layer on the passivation layer and around the first MTJ and the second MTJ.Type: ApplicationFiled: September 5, 2023Publication date: December 21, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Tai-Cheng Hou, Yu-Tsung Lai, Jiunn-Hsiung Liao
-
Publication number: 20230413695Abstract: A manufacturing method of a memory device includes following steps. A memory unit including a first electrode, a second electrode, and a memory material layer is formed on a substrate. The second electrode is disposed above the first electrode in a vertical direction. The memory material layer is disposed between the first electrode and the second electrode in the vertical direction. A first spacer layer including a first portion, a second portion, and a third portion is formed on a sidewall of the memory unit. The first portion is disposed on a sidewall of the first electrode. The second portion is disposed on a sidewall of the second electrode. The third portion is disposed above the memory unit in the vertical direction and connected with the second portion. A thickness of the second portion in a horizontal direction is greater than that of the first portion in the horizontal direction.Type: ApplicationFiled: August 28, 2023Publication date: December 21, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chung-Yi Chiu
-
Publication number: 20230403952Abstract: A memory device includes a substrate, a memory unit disposed on the substrate, a first spacer layer, and a second spacer layer. The memory unit includes a first electrode, a second electrode disposed above the first electrode, and a memory material layer disposed between the first electrode and the second electrode. The first spacer layer is disposed on a sidewall of the memory unit and includes a first portion disposed on a sidewall of the first electrode, a second portion disposed on a sidewall of the second electrode, and a bottom portion. A thickness of the second portion is greater than that of the first portion. The second spacer layer is disposed on the first spacer layer. A material composition of the second spacer layer is different from that of the first spacer layer. The bottom portion is disposed between the substrate and the second spacer layer.Type: ApplicationFiled: August 28, 2023Publication date: December 14, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chung-Yi Chiu
-
Patent number: 11832527Abstract: A semiconductor device includes a substrate, a first magnetic tunnel junction (MTJ) structure, a second MTJ structure, and an interconnection structure. The first MTJ structure, the second MTJ structure, and the interconnection structure are disposed on the substrate. The interconnection structure is located between the first MTJ structure and the second MTJ structure in a first horizontal direction, and the interconnection structure includes a first metal interconnection and a second metal interconnection. The second metal interconnection is disposed on and contacts the first metal interconnection.Type: GrantFiled: March 27, 2022Date of Patent: November 28, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chia-Chang Hsu
-
Patent number: 11825751Abstract: A manufacturing method of a memory device includes the following steps. Memory units are formed on a substrate. Each of the memory units includes a first electrode, a second electrode, and a memory material layer. The second electrode is disposed above the first electrode in a vertical direction. The memory material layer is disposed between the first electrode and the second electrode in the vertical direction. A conformal spacer layer is formed on the memory units. A non-conformal spacer layer is formed on the conformal spacer layer. A first opening is formed penetrating through a sidewall portion of the non-conformal spacer layer and a sidewall portion of the conformal spacer layer in the vertical direction.Type: GrantFiled: July 15, 2021Date of Patent: November 21, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chung-Yi Chiu
-
Patent number: 11812667Abstract: A semiconductor device includes a substrate, a first magnetic tunnel junction (MTJ) structure, a second MTJ structure, and an interconnection structure. The first MTJ structure, the second MTJ structure, and the interconnection structure are disposed on the substrate. The interconnection structure is located between the first MTJ structure and the second MTJ structure in a first horizontal direction, and the interconnection structure includes a first metal interconnection and a second metal interconnection. The second metal interconnection is disposed on and contacts the first metal interconnection. A material composition of the second metal interconnection is different from a material composition of the first metal interconnection.Type: GrantFiled: June 7, 2021Date of Patent: November 7, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chia-Chang Hsu
-
Patent number: 11785785Abstract: A method for fabricating semiconductor device includes the steps of: forming a first magnetic tunneling junction (MTJ) and a second MTJ on a substrate; forming a first top electrode on the first MTJ and a second top electrode on the second MTJ; forming a passivation layer on the first MTJ and the second MTJ; removing part of the passivation layer so that a top surface of all of the remaining passivation layer is lower than a top surface of the first electrode; and forming a ultra low-k (ULK) dielectric layer on the first MTJ and the second MTJ.Type: GrantFiled: June 1, 2021Date of Patent: October 10, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Tai-Cheng Hou, Yu-Tsung Lai, Jiunn-Hsiung Liao
-
Patent number: 11785867Abstract: A memory device includes a substrate, a memory unit, and a first spacer layer. The memory unit is disposed on the substrate, and the memory unit includes a first electrode, a second electrode, and a memory material layer. The second electrode is disposed above the first electrode in a vertical direction, and the memory material layer is disposed between the first electrode and the second electrode in the vertical direction. The first spacer layer is disposed on a sidewall of the memory unit. The first spacer layer includes a first portion and a second portion. The first portion is disposed on a sidewall of the first electrode, the second portion is disposed on a sidewall of the second electrode, and a thickness of the second portion in a horizontal direction is greater than a thickness of the first portion in the horizontal direction.Type: GrantFiled: July 12, 2021Date of Patent: October 10, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chung-Yi Chiu
-
Publication number: 20230301201Abstract: A semiconductor device includes an array region defined on a substrate, a ring of dummy pattern surrounding the array region, and a gap between the array region and the ring of dummy pattern. Preferably, the ring of dummy pattern further includes a ring of magnetic tunneling junction (MTJ) pattern surrounding the array region and a ring of metal interconnect pattern overlapping the ring of MTJ and surrounding the array region.Type: ApplicationFiled: May 24, 2023Publication date: September 21, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chia-Chang Hsu
-
Publication number: 20230263072Abstract: A method of manufacturing a magnetic tunnel junction (MTJ) device, including steps of forming a dielectric layer comprising a metal line therein on a substrate, forming a magnetic tunneling junction element over the metal line, depositing a silicon nitride cap layer conformally covering the magnetic tunneling junction element and the dielectric layer, depositing a tantalum containing cap layer conformally covering the silicon nitride cap layer, removing parts of the tantalum containing cap layer and the silicon nitride cap layer, and disposing a metal plug directly on the magnetic tunneling junction element.Type: ApplicationFiled: April 24, 2023Publication date: August 17, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventor: Chih-Wei Kuo
-
Publication number: 20230227998Abstract: Provides a method for adjusting a thermal field of silicon carbide single crystal growth, and steps comprise: (A) screening a silicon carbide source, and filling into a bottom of a graphite crucible; (B) placing a guide inside the graphite crucible; (C) placing a rigid heat conductive material on the guide, so that a gap between the guide and a crucible wall of the graphite crucible is reduced; (D) fixing a seed crystal on a top of the graphite crucible; (E) placing the graphite crucible equipped with the silicon carbide source and the seed crystal in an induction high-temperature furnace used by physical vapor transport method; (F) performing a silicon carbide crystal growth process; and (G) obtaining a silicon carbide single crystal.Type: ApplicationFiled: January 20, 2022Publication date: July 20, 2023Inventors: HSUEH-I CHEN, CHENG-JUNG KO, CHIH-WEI KUO, JUN-BIN HUANG, CHIA-HUNG TAI
-
Patent number: 11706995Abstract: A semiconductor device includes an array region defined on a substrate, a ring of dummy pattern surrounding the array region, and a gap between the array region and the ring of dummy pattern. Preferably, the ring of dummy pattern further includes a ring of magnetic tunneling junction (MTJ) pattern surrounding the array region and a ring of metal interconnect pattern overlapping the ring of MTJ and surrounding the array region.Type: GrantFiled: February 2, 2021Date of Patent: July 18, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chia-Chang Hsu
-
Publication number: 20230225216Abstract: A method for forming a semiconductor device includes the steps of providing a substrate having a memory region and a logic region, forming a memory stack structure on the memory region, forming a passivation layer covering a top surface and sidewalls of the memory stack structure, forming a first interlayer dielectric layer on the passivation layer, performing a post-polishing etching back process to remove a portion of the first interlayer dielectric layer and a portion of the passivation layer on the top surface of the memory stack structure, forming a second interlayer dielectric layer on the first interlayer dielectric layer and directly contacting the passivation layer, and forming an upper contact structure through the second interlayer dielectric layer and the passivation layer on the top surface of the memory stack structure to contact the memory stack structure.Type: ApplicationFiled: March 1, 2023Publication date: July 13, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventor: Chih-Wei Kuo
-
Publication number: 20230210013Abstract: A semiconductor device includes a substrate having a logic region and a memory region, a first interlayer dielectric layer on the substrate, and a second interlayer dielectric layer disposed on and directly contacting a top surface of the first interlayer dielectric layer. A portion of the top surface of the first interlayer dielectric layer on the memory region is lower than another portion of the top surface of the first interlayer dielectric layer on the logic region. A memory stack structure is disposed in the first interlayer dielectric layer on the memory region. A passivation layer covers a top surface and sidewalls of the memory stack structure and is in direct contact with the second interlayer dielectric layer. An upper contact structure penetrates through the second interlayer dielectric layer and the passivation layer on the top surface of the memory stack structure and directly contacts the memory stack structure.Type: ApplicationFiled: March 2, 2023Publication date: June 29, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventor: Chih-Wei Kuo
-
Publication number: 20230180619Abstract: A semiconductor device includes a first inter-metal dielectric (IMD) layer on a substrate, a first metal interconnection in the first IMD layer, a second IMD layer on the first IMD layer, a second metal interconnection in the second IMD layer, a bottom electrode on the second metal interconnection, a magnetic tunneling junction (MTJ) on the bottom electrode, a top electrode on the MTJ, a cap layer adjacent to the MTJ, a third IMD layer on the MTJ, and a third metal interconnection in the third IMD layer for connecting the top electrode and the first metal interconnection. Preferably, a width of a bottom surface of the MTJ is less than a width of a top surface of the MTJ.Type: ApplicationFiled: December 30, 2021Publication date: June 8, 2023Applicant: UNITED MICROELECTRONICS CORP.Inventor: Chih-Wei Kuo
-
Patent number: 11672184Abstract: A magnetic tunnel junction (MTJ) device includes at least one magnetic tunnel junction element, silicon nitride spacers and tantalum containing spacers. The magnetic tunnel junction element is disposed on a dielectric layer, wherein a corresponding metal line is disposed in the dielectric layer contacting to the magnetic tunnel junction element. The silicon nitride spacers are disposed on sidewalls of the magnetic tunnel junction element. The tantalum containing spacers are disposed on sidewalls of the silicon nitride spacers, wherein at least one of the tantalum containing spacers includes a top part covering a part of a top surface of the magnetic tunnel junction element. The present invention also provides a method of manufacturing said magnetic tunnel junction (MTJ) device.Type: GrantFiled: August 14, 2020Date of Patent: June 6, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventor: Chih-Wei Kuo
-
Publication number: 20230167579Abstract: Provided is a method of enhancing silicon carbide monocrystalline growth yield, including the steps of: (A) filling a bottom of a graphite crucible with a silicon carbide raw material selected; (B) performing configuration modification on a graphite seed crystal platform; (C) fastening a silicon carbide seed crystal to the modified graphite seed crystal platform with a graphite clamping accessory; (D) placing the graphite crucible containing the silicon carbide raw material and the silicon carbide seed crystal in an inductive high-temperature furnace; (E) performing silicon carbide crystal growth process by physical vapor transport; and (F) obtaining silicon carbide monocrystalline crystals. The geometric configuration of the surface of the graphite seed crystal platform is modified to eradicate development of peripheral grain boundary.Type: ApplicationFiled: November 30, 2021Publication date: June 1, 2023Inventors: CHIH-WEI KUO, CHENG-JUNG KO, HSUEH-I CHEN, JUN-BIN HUANG, CHIA-HUNG TAI
-
Patent number: 11631805Abstract: A method for forming a semiconductor device includes the steps of providing a substrate having a memory region and a logic region, forming a memory stack structure on the memory region, forming a passivation layer covering a top surface and sidewalls of the memory stack structure, forming a first interlayer dielectric layer on the passivation layer, performing a post-polishing etching back process to remove a portion of the first interlayer dielectric layer and a portion of the passivation layer on the top surface of the memory stack structure, forming a second interlayer dielectric layer on the first interlayer dielectric layer and directly contacting the passivation layer, and forming an upper contact structure through the second interlayer dielectric layer and the passivation layer on the top surface of the memory stack structure to contact the memory stack structure.Type: GrantFiled: December 14, 2020Date of Patent: April 18, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventor: Chih-Wei Kuo
-
Patent number: 11545522Abstract: A semiconductor device includes a first magnetic tunneling junction (MTJ) and a second MTJ on a substrate, a first top electrode on the first MTJ and a second top electrode on the second MTJ, a passivation layer between the first MTJ and the second MTJ, and an ultra low-k (ULK) dielectric layer on and directly contacting the passivation layer and around the first MTJ and the second MTJ. Preferably, a top surface of the passivation layer includes a V-shape and a valley point of the V-shape is higher than a bottom surface of the first top electrode.Type: GrantFiled: June 1, 2021Date of Patent: January 3, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Tai-Cheng Hou, Yu-Tsung Lai, Jiunn-Hsiung Liao
-
Publication number: 20220406996Abstract: A manufacturing method of a memory device includes the following steps. Memory units are formed on a substrate. Each of the memory units includes a first electrode, a second electrode, and a memory material layer. The second electrode is disposed above the first electrode in a vertical direction. The memory material layer is disposed between the first electrode and the second electrode in the vertical direction. A conformal spacer layer is formed on the memory units. A non-conformal spacer layer is formed on the conformal spacer layer. A first opening is formed penetrating through a sidewall portion of the non-conformal spacer layer and a sidewall portion of the conformal spacer layer in the vertical direction.Type: ApplicationFiled: July 15, 2021Publication date: December 22, 2022Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chih-Wei Kuo, Chung-Yi Chiu