Patents by Inventor Chung-Hui Chen
Chung-Hui Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230154842Abstract: An integrated circuit includes a p-type active zone located in an n-type well, an n-type active zone located in a p-type well, an n-type pick-up region located in the n-type well, and a p-type pick-up region located in the p-type well. The integrated circuit also includes a first power rail and a second power rail extending in a first direction, and a first conductive segment and a second conductive segment extending in a second direction. The first power rail, the p-type active zone, the n-type active zone, and the second power rail are arranged along the second direction separating from each other. The first conductive segment connects the n-type pick-up region with the first power rail, and the second conductive segment connects the p-type pick-up region with the second power rail.Type: ApplicationFiled: January 18, 2023Publication date: May 18, 2023Inventors: Chung-Hui CHEN, Hao-Chieh CHAN
-
Publication number: 20230154991Abstract: A method of manufacturing a semiconductor structure includes forming an active region having a first portion which is doped. The method further includes forming a first silicide layer over and electrically coupled to the first portion of the active region. The method further includes forming a second silicide layer under and electrically coupled to the first portion of the active region. The method further includes forming a first metal-to-drain/source (MD) contact structure over and electrically coupled to the first silicide layer. The method further includes forming a first via-to-MD (VD) structure over and electrically coupled to the MD contact structure. The method further includes forming a buried via-to-source/drain (BVD) structure under and electrically coupled to the second silicide layer.Type: ApplicationFiled: January 18, 2023Publication date: May 18, 2023Inventors: Chung-Hui CHEN, Tung-Tsun CHEN, Jui-Cheng HUANG
-
Publication number: 20230062400Abstract: A method (of forming a semiconductor device) includes: forming an active area structure extending in a first direction; forming gate structures over the active area structure and extending in a second direction substantially perpendicular to the first direction; forming contact-source/drain (CSD) conductors over the active area structure, interleaved with corresponding ones of the gate structures, and extending in the second direction; and forming first conductive segments in a first layer of metallization (M_lst layer) over the active area structure and extending in the first direction, the first conductive segments including a first gate-signal-carrying (GSC) conductor which overlaps the active area structure.Type: ApplicationFiled: November 8, 2022Publication date: March 2, 2023Inventors: Chung-Hui CHEN, Tzu Ching CHANG, Wan-Te CHEN
-
Patent number: 11581298Abstract: Methods and semiconductor devices are described herein which eliminate the use of additional masks. A first interconnect layer is formed. A first resistive layer is formed on top of the first interconnect layer. A dielectric layer is formed on top of the first resistive layer. A second resistive layer is formed on top of the dielectric layer.Type: GrantFiled: January 16, 2020Date of Patent: February 14, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chung-Hui Chen, Wan-Te Chen, Cheng-Hsiang Hsieh, Chia-Tien Wu
-
Patent number: 11562953Abstract: An integrated circuit includes two parallel active zones extending in a first direction, an n-type pick-up region, and a p-type pick-up region. The two parallel active zones includes a p-type active zone located in an n-type well and an n-type active zone located in a p-type well. The n-type pick-up region is located in the n-type well and configured to have a first supply voltage. The p-type pick-up region is located in the p-type well and configured to have a second supply voltage, wherein the second supply voltage is lower than the first supply voltage. The n-type pick-up region and the p-type pick-up region are separated from each other along a direction that is different from the first direction.Type: GrantFiled: October 22, 2019Date of Patent: January 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chung-Hui Chen, Hao-Chieh Chan
-
Patent number: 11563095Abstract: A semiconductor device including: a first S/D arrangement including a silicide-sandwiched portion of a corresponding active region having a silicide-sandwiched configuration, a first portion of a corresponding metal-to-drain/source (MD) contact structure, a first via-to-MD (VD) structure, and a first buried via-to-source/drain (BVD) structure; a gate structure over a channel portion of the corresponding active region; and a second S/D arrangement including a first doped portion of the corresponding active region; and at least one of the following: an upper contact arrangement including a first silicide layer over the first doped portion, a second portion of the corresponding MD contact structure; and a second VD structure; or a lower contact arrangement including a second silicide layer under the first doped portion, and a second BVD structure.Type: GrantFiled: February 12, 2021Date of Patent: January 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chung-Hui Chen, Tung-Tsun Chen, Jui-Cheng Huang
-
Publication number: 20220405457Abstract: An analog standard cell is provided. An analog standard cell according to the present disclosure includes a first active region and a second active region extending along a first direction, and a plurality of conductive lines in a first metal layer over the first active region and the second active region. The plurality of conductive lines includes a first conductive line and a second conductive line disposed directly over the first active region, a third conductive line and a fourth conductive line disposed directly over the second active region, a middle conductive line disposed between the second conductive line and the third conductive line, a first power line spaced apart from the middle conductive line by the first conductive line and the second conductive line, and a second power line spaced apart from the middle conductive line by the third conductive line and the fourth conductive line.Type: ApplicationFiled: September 16, 2021Publication date: December 22, 2022Inventors: Shu-Wei Chung, Tung-Heng Hsieh, Chung-Hui Chen, Chung-Yi Lin
-
Publication number: 20220367637Abstract: The present disclosure describes structure with a substrate, a first well region, a second well region, and a third well region. The first well region is in the substrate. The second well region is in the first well region and includes a first source/drain (S/D) region. The third well region is in the substrate and adjacent to the first well region. The third well region includes a second S/D region, where a spacing between the first and second S/D regions is less than about 3 ?m.Type: ApplicationFiled: November 10, 2021Publication date: November 17, 2022Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chia-Chung Chen, Tsung-Hsin Yu, Chung-Hui Chen, Hui-Zhong Zhuang, Ya Yun Liu
-
Publication number: 20220366229Abstract: Disclosed are resistance control units based on gates, switches and/or memory cells. In one embodiment, a resistance control unit of a neural network formed on an integrated circuit (IC) is disclosed. The resistance control unit includes: a plurality of resistors coupled between a first node and a second node of the neural network; a plurality of switches coupled to the plurality of resistors and configured for controlling a current flowing from the first node to the second node; and a plurality of memory cells configured for generating a digital output. The plurality of switches can be controlled by the digital output.Type: ApplicationFiled: May 12, 2021Publication date: November 17, 2022Inventors: Mei-Chen CHUANG, Chung-Hui CHEN
-
Publication number: 20220359367Abstract: A method of forming a semiconductor device. The method includes forming a first well of a first-type in a substrate of a second-type, forming a first active zone of the first-type in a second well of the second-type on the substrate, and forming a second active zone of the second-type in the first-type well. The method also includes forming a first pick-up region of the first-type located in the first well, and forming a second pick-up region of the second-type located in the second well. Each of the first active zone and the second active zone extends in a first direction. The first pick-up region and the second pick-up region are separated from each other, by the first active zone and the second active zone, along a direction that is different from the first direction.Type: ApplicationFiled: July 22, 2022Publication date: November 10, 2022Inventors: Chung-Hui CHEN, Hao-Chieh CHAN
-
Publication number: 20220359375Abstract: Methods of forming decoupling capacitors in interconnect structures formed on backsides of semiconductor devices and semiconductor devices including the same are disclosed. In an embodiment, a device includes a device layer including a first transistor; a first interconnect structure on a front-side of the device layer; a second interconnect structure on a backside of the device layer, the second interconnect structure including a first dielectric layer on the backside of the device layer; a contact extending through the first dielectric layer to a source/drain region of the first transistor; a first conductive layer including a first conductive line electrically connected to the source/drain region of the first transistor through the contact; and a second dielectric layer adjacent the first conductive line, the second dielectric layer including a material having a k-value greater than 7.0, a first decoupling capacitor including the first conductive line and the second dielectric layer.Type: ApplicationFiled: July 15, 2022Publication date: November 10, 2022Inventors: Yu-Xuan Huang, Hou-Yu Chen, Ching-Wei Tsai, Kuan-Lun Cheng, Chung-Hui Chen
-
Patent number: 11494542Abstract: A semiconductor device includes: an active area in a transistor layer; contact-source/drain (CSD) conductors in the transistor layer; gate conductors in the transistor layer, and interleaved with the CSD conductors; VG structures in the transistor layer, and over the active area; and a first gate-signal-carrying (GSC) conductor in an M_1st layer that is over the transistor layer, and that is over the active area; and wherein long axes correspondingly of the active area and the first GSC conductor extend substantially in a first direction; and long axes correspondingly of the CSD conductors and the gate conductors extend substantially in a second direction, the second direction being substantially perpendicular to the first direction.Type: GrantFiled: January 13, 2020Date of Patent: November 8, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chung-Hui Chen, Tzu Ching Chang, Wan-Te Chen
-
Publication number: 20220352451Abstract: A method of manufacturing an integrated circuit structure includes forming active regions, forming source/drain regions, and forming conductive segments resulting in a thermoelectric structure including a p-type region positioned on a front side of the substrate, an n-type region positioned on the front side of the substrate, and a wire on the front side of the substrate configured to electrically couple the p-type region to the n-type region. The method includes forming a first via configured to thermally couple the p-type region to a first power structure on a back side of the substrate, forming a second via configured to thermally couple the n-type region to a second power structure on the back side of the substrate, and electrically coupling an energy device to each of the first and second power structures.Type: ApplicationFiled: July 5, 2022Publication date: November 3, 2022Inventors: Yu-Jie HUANG, Chung-Hui CHEN, Jui-Cheng HUANG, Tung-Tsun CHEN
-
Publication number: 20220319987Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a substrate and a resistive element over the substrate. The semiconductor device structure also includes a thermal conductive element over the substrate. A direct projection of the thermal conductive element on a main surface of the resistive element extends across a portion of a first imaginary line and a portion of a second imaginary line of the main surface. The first imaginary line is perpendicular to the second imaginary line, and the first imaginary line and the second imaginary line intersect at a center of the main surface.Type: ApplicationFiled: June 23, 2022Publication date: October 6, 2022Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wan-Te CHEN, Chung-Hui CHEN, Wei-Chih CHEN, Chii-Ping CHEN, Wen-Sheh HUANG, Bi-Ling LIN, Sheng-Feng LIU
-
Publication number: 20220302019Abstract: An integrated circuit (IC) structure includes a semiconductor substrate, a bottom electrode routing, a capacitor structure, a top electrode routing. The bottom electrode routing is over the semiconductor substrate. The capacitor structure is over the bottom electrode routing. The capacitor structure includes a bottom metal layer, a middle metal layer above the bottom metal layer, and a top metal layer above the middle metal layer. When viewed in a plan view, the top metal layer has opposite straight edges extending along a first direction and opposite square wave-shaped edges connecting the opposite straight edges, the square wave-shaped edges each comprise alternating first and second segments extending along a second direction perpendicular to the first direction, and third segments each connecting adjacent two of the first and second segments, wherein the third segments extend along the first direction.Type: ApplicationFiled: July 9, 2021Publication date: September 22, 2022Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wan-Te CHEN, Chung-Hui CHEN, Wei Chih CHEN
-
Patent number: 11450600Abstract: Methods of forming decoupling capacitors in interconnect structures formed on backsides of semiconductor devices and semiconductor devices including the same are disclosed. In an embodiment, a device includes a device layer including a first transistor; a first interconnect structure on a front-side of the device layer; a second interconnect structure on a backside of the device layer, the second interconnect structure including a first dielectric layer on the backside of the device layer; a contact extending through the first dielectric layer to a source/drain region of the first transistor; a first conductive layer including a first conductive line electrically connected to the source/drain region of the first transistor through the contact; and a second dielectric layer adjacent the first conductive line, the second dielectric layer including a material having a k-value greater than 7.0, a first decoupling capacitor including the first conductive line and the second dielectric layer.Type: GrantFiled: August 27, 2020Date of Patent: September 20, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Xuan Huang, Hou-Yu Chen, Ching-Wei Tsai, Kuan-Lun Cheng, Chung-Hui Chen
-
Publication number: 20220278092Abstract: A semiconductor device and method of manufacturing the same are provided. The semiconductor device includes a first active region extending along a first direction. The semiconductor device also includes a second active region extending along the first direction. The semiconductor device further includes a first gate extending along a second direction perpendicular to the first direction. The first gate has a first segment disposed between the first active region and the second active region. In addition, the semiconductor device includes a first electrical conductor extending along the second direction and across the first active region and the second active region, wherein the first segment of the first gate and the first electrical conductor are partially overlapped to form a first capacitor.Type: ApplicationFiled: June 24, 2021Publication date: September 1, 2022Inventors: CHUNG-HUI CHEN, WAN-TE CHEN, TZU CHING CHANG, TSUNG-HSIN YU
-
Publication number: 20220278091Abstract: A semiconductor structure including first finfet cells and second finfet cells. Each of the first finfet cells has an analog fin boundary according to analog circuit design rules, and each of the second finfet cells has a digital fin boundary according to digital circuit design rules. The semiconductor structure further includes first circuits formed with the first finfet cells, second circuits formed with the second finfet cells, and third circuits formed with one or more of the first finfet cells and one or more of the second finfet cells.Type: ApplicationFiled: December 6, 2021Publication date: September 1, 2022Inventors: Chung-Hui Chen, Weichih Chen, Tien-Chien Huang, Chien-Chun Tsai, Ruey-Bin Sheen, Tsung-Hsin Yu, Chih-Hsien Chang, Cheng-Hsiang Hsieh
-
Publication number: 20220278099Abstract: An integrated circuit (IC) including a plurality of finfet cells designed with digital circuit design rules to provide smaller finfet cells with decreased cell heights, and analog circuit cell structures including first finfet cells of the plurality of finfet cells and including at least one cut metal layer. The smaller finfet cells with decreased cell heights provide a first shorter metal track in one direction and the at least one cut metal layer provides a second shorter metal track in another direction to increase maximum electromigration currents in the integrated circuit.Type: ApplicationFiled: December 3, 2021Publication date: September 1, 2022Inventors: Chung-Hui Chen, Tzu-Ching Chang, Weichih Chen, Wan-Te Chen, Tsung-Hsin Yu, Cheng-Hsiang Hsieh
-
Patent number: D971153Type: GrantFiled: December 13, 2021Date of Patent: November 29, 2022Assignee: SCHNEIDER ELECTRIC IT CORPORATIONInventors: Yi-Ching Chang, Chung-Hui Chen, Zeqian Li