Patents by Inventor Dae Keun Han
Dae Keun Han has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8390031Abstract: Provided is a pad layout structure of a semiconductor chip capable of preventing lead-broken problems when packaging the semiconductor chip with a high aspect ratio in a tape carrier package (TCP). In the pad layout structure of the semiconductor chip, a plurality pads are arranged along upper, lower, left and right sides of the semiconductor chip with a high aspect ratio, and a longitudinal width of pads arranged at the left and right sides and a transverse width of pads arranged at both edges of the upper and lower sides are greater than a transverse width of pads arranged at centers of the upper and lower sides.Type: GrantFiled: July 27, 2012Date of Patent: March 5, 2013Assignee: Silicon Works Co., Ltd.Inventors: Dae-Keun Han, Dae-Seong Kim, Joon-Ho Na
-
Publication number: 20120299903Abstract: Provided is a technology for preventing noisy data from being displayed before valid data is inputted when power is turned on in a liquid crystal display.Type: ApplicationFiled: March 12, 2010Publication date: November 29, 2012Applicant: SILICON WORKS CO., LTDInventors: Hun Yong Lim, Jung Hwan Choi, An Young Kim, Joon Ho Na, Dae Seong Kim, Dae Keun Han
-
Publication number: 20120292776Abstract: Provided is a pad layout structure of a semiconductor chip capable of preventing lead-broken problems when packaging the semiconductor chip with a high aspect ratio in a tape carrier package (TCP). In the pad layout structure of the semiconductor chip, a plurality pads are arranged along upper, lower, left and right sides of the semiconductor chip with a high aspect ratio, and a longitudinal width of pads arranged at the left and right sides and a transverse width of pads arranged at both edges of the upper and lower sides are greater than a transverse width of pads arranged at centers of the upper and lower sides.Type: ApplicationFiled: July 27, 2012Publication date: November 22, 2012Applicant: SILICON WORKS CO., LTD.Inventors: Dae-Keun HAN, Dae-Seong KIM, Joon-Ho NA
-
Patent number: 8258631Abstract: Provided is a pad layout structure of a semiconductor chip capable of preventing lead-broken problems when packaging the semiconductor chip with a high aspect ratio in a tape carrier package (TCP). In the pad layout structure of the semiconductor chip, a plurality pads are arranged along upper, lower, left and right sides of the semiconductor chip with a high aspect ratio, and a longitudinal width of pads arranged at the left and right sides and a transverse width of pads arranged at both edges of the upper and lower sides are greater than a transverse width of pads arranged at centers of the upper and lower sides.Type: GrantFiled: December 17, 2007Date of Patent: September 4, 2012Assignee: Silicon Works Co., Ltd.Inventors: Dae-Keun Han, Dae-Seong Kim, Joon-Ho Na
-
Publication number: 20120169701Abstract: A readout integrated circuit (ROIC) for a touch screen, the readout integrated circuit includes: a touch sensor unit configured to include a plurality of touch sensors which are arranged in a matrix form having rows and columns in an inside or outside of a touch screen panel (TSP); a plurality of sensing blocks configured to sense an electrical change in each of the touch sensors, to convert the electrical change into a voltage value, and to store the voltage value; a delta circuit unit configured to receive a difference between two sensing voltage values stored in two sensing blocks, respectively, which are spaced by a predetermined distance and selected from among the plurality of sensing blocks, and to produce a delta (?) voltage; and an analog-to-digital converter configured to convert an analog signal output from the delta circuit unit into an N-bit digital signal (wherein, āNā is a natural number).Type: ApplicationFiled: September 1, 2010Publication date: July 5, 2012Applicants: Korea Advanced Institute of Science and Technology (KAIST), SILICON WORKS CO., LTDInventors: Young Suk Son, Hyung Seog Oh, Dae Keun Han, Gyu Hyeong Cho, Jun Hyeok Yang, Seung Chul Jung
-
Publication number: 20120044227Abstract: A power supply circuit of a liquid crystal display device includes a first positive polarity charge charging unit including a first capacitor connected to positive and negative power terminals through switches to charge a charge, a second positive polarity charge charging unit including a second capacitor connected to the positive power terminal and a ground terminal through switches to charge a charge, a first positive polarity charge loading unit loading the charge supplied through the positive power terminal to a negative polarity terminal, a second positive polarity charge loading unit loading the charge charged in the first capacitor to a negative polarity terminal, a third positive polarity charge loading unit loading the charge charged in the second capacitor, and a positive polarity charge charging/loading control unit outputting charging control signals with a same phase to the switches, and periodically or irregularly changing durations of the charging and loading control signals.Type: ApplicationFiled: October 21, 2010Publication date: February 23, 2012Applicant: SILICON WORKS CO., LTD.Inventors: Yong-Sung Ahn, Jung-Min Choi, Sang-Rok Cha, Dae-Keun Han, Hyung-Seog Oh, Yong-Suk Kim
-
Publication number: 20110298769Abstract: An LCD driving circuit includes a first buffer configured to have a terminal for a first voltage, a terminal for a second voltage and a terminal for an intermediate voltage between the first voltage and the second voltage, and be driven in a range from the first voltage to the intermediate voltage; and a second buffer configured to have a terminal for the first voltage, a terminal for the second voltage and a terminal for the intermediate voltage, and be driven in a range from the intermediate voltage to the second voltage. The terminal for the intermediate voltage of the first buffer and the terminal for the intermediate voltage of the second buffer are connected with each other, and the first voltage is a highest voltage, the second voltage is a lowest voltage, and the intermediate voltage is in a range from the first voltage to the second voltage.Type: ApplicationFiled: January 29, 2010Publication date: December 8, 2011Applicant: SILICON WORKS CO., LTD.Inventors: Hyun Ho Cho, Young Icc Jung, Young Suk Son, Joon Ho Na, Hyung Seog Oh, Dae Seong Kim, Dae Keun Han
-
Publication number: 20110199821Abstract: A power management IC includes a first IC having a boost converter IC which generates a second voltage using a first voltage supplied from an outside and supplies the second voltages to a charge pump, a reference voltage generation circuit, and an EEPROM; and a second IC configured to be inputted with a third voltage and a fourth voltage as outputs of the charge pump and output a fifth voltage and a sixth voltage. The second IC has a voltage regulator which regulates the third voltage and the fourth voltage or the fifth voltage and the sixth voltage and generates an eighth voltage and a ninth voltage as voltages required for programming operation or erasing operation of the EEPROM.Type: ApplicationFiled: October 13, 2009Publication date: August 18, 2011Applicant: SILICON WORKS CO., LTDInventors: Young Suk Son, Yong Sung Ahn, Hyun Ja Cho, Hyung Seog Oh, Dae Keun Han
-
Publication number: 20110169808Abstract: An amplifier and a display driving circuit. The amplifier includes an input stage, a bias stage and an output stage. The input stage determines voltage levels of two nodes in correspondence to two input voltages received in response to a first bias voltage, and includes four path selecting switches, two input transistors and one bias transistor. The bias stage generates two class AB output voltages which correspond to the voltage levels of the two nodes, and includes current mirrors, ten path selecting switches, class AB bias circuits and two bias transistors. The output stage generates an output voltage VOUT that corresponds to the two class AB output voltages, and includes two coupling capacitors and two push-pull transistors. The plurality of path selecting switches operate by one signal of a first path selecting signal and a second path selecting signal that are exclusively enabled with respect to each other.Type: ApplicationFiled: September 4, 2009Publication date: July 14, 2011Applicant: Silicon Works Co. LtdInventors: Young Suk Son, Yong Sung Ahn, Hyun Ja Cho, Hyung Seog Oh, Dae Keun Han
-
Publication number: 20110164006Abstract: A display driving circuit includes a buffer section, an N-dot switch circuit, a charge sharing switch circuit, and a sharing voltage level control switch circuit. The buffer section buffers a plurality of pixel driving signals outputted from a plurality of DACs. The N-dot switch circuit selects paths of the plurality of pixel driving signals outputted from the buffer section in response to a first path selecting signal or a second path selecting signal that is determined depending upon a dot inversion method, and switches the paths to a plurality of output terminals. The charge sharing switch circuit shares charges among the plurality of output terminals in response to a charge sharing control signal. The sharing voltage level control switch circuit controls charge sharing between the plurality of output terminals and a voltage level upon charge sharing, in response to a sharing voltage level control signal.Type: ApplicationFiled: September 4, 2009Publication date: July 7, 2011Applicant: SILICON WORKS CO., LTD.Inventors: Young-Suk Son, Hyun-Min Song, Hyun-Ja Cho, Yong-Sung Ahn, Hyung-Seong Oh, Dae-keun Han
-
Publication number: 20110164020Abstract: A display driving circuit and method is capable of minimizing the residual image of a display panel as well as consumption electric current. The display driving circuit generates driving signals corresponding to valid data and black data and transmits the driving signals to a display panel, and includes N data selection switches (where N is the integer), N buffers, N buffer output selection switches, and multiple charge sharing switches. The N data selection switches select one of the valid data and the black data. The N buffers buffer the signal selected by the respective data selection switches. The N buffer output selection switches switch outputs of the buffers to output the respective driving signals. The multiple charge sharing switches connect the neighboring pairs of the driving signals.Type: ApplicationFiled: May 22, 2009Publication date: July 7, 2011Applicant: SILICON WORKS CO., LTD.Inventors: Hyun Ho Cho, Hyun Ja Cho, Joon Ho Na, Dae Seong Kim, Dae Keun Han
-
Publication number: 20110109816Abstract: A liquid crystal display driving circuit and method. A data register block of a controller applies in advance a polarity control signal to data before the data are stored in latches of a data driver, exchanges the data, and then stores the exchanged data in the latches. Thereby, it is possible to provide multiplexers, which are otherwise required for respective channels, to one controller and to decrease the size of a chip.Type: ApplicationFiled: May 22, 2009Publication date: May 12, 2011Applicant: SILICON WORKS CO., LTD.Inventors: Soo Woo Kim, An Young Kim, Joon Ho Na, Dae Seong Kim, Dae Keun Han
-
Publication number: 20110102410Abstract: A circuit for driving an organic light emitting diode display includes a display panel that displays an image by using organic light emitting diodes disposed at intersection areas of a plurality of gate lines and a plurality of data lines; a threshold voltage detection control unit that supplies a precharge voltage by sequentially turning on transistors for threshold voltage detection, which are connected among the data lines and the organic light emitting diodes on the display panel, in units of horizontal lines, and enables threshold voltages to be detected; and a source driver that detects threshold voltages of all organic light emitting diodes arranged on a corresponding horizontal line, and repeats an operation, as necessary, for sampling/holding the detected threshold voltages through M sample/hold circuits, converting the sampled/held threshold voltages into digital signals, and storing the digital signals in a memory.Type: ApplicationFiled: October 26, 2010Publication date: May 5, 2011Applicant: SILICON WORKS CO., LTD.Inventors: Hyun-Ho CHO, Yong-Icc Jung, Young-Bok Kim, Joon-Ho Na, Dae-Seong Kim, Dae-Keun Han
-
Publication number: 20110102408Abstract: A layout of a liquid crystal display driving circuit is capable of minimizing an area which the layout occupies. The layout of the liquid crystal display driving circuit transmits positive analog voltages and negative analog voltages to a liquid crystal display, and includes a digital-to-analog converter (DAC) block and a buffer block. The DAC block has N/2 positive DACs generating the respective positive analog voltages corresponding to corresponding digital data using a positive reference voltage, where N is the integer, and N/2 negative DACs generating the respective negative analog voltages corresponding to corresponding digital data using a negative reference voltage. The buffer block has N/2 positive and negative buffers, which buffer the N/2 positive and negative analog voltages, and are alternately arranged. The N/2 positive and negative DACs are divided into groups one by one or in twos or more, and the groups are alternately arranged.Type: ApplicationFiled: May 22, 2009Publication date: May 5, 2011Applicant: SILICON WORKS CO., LTDInventors: Hyun Ho Cho, Myung Woo Oh, Jeong Suk Park, Hoon Ho Na, Dae Seong Kim, Dae Keun Han
-
Publication number: 20110102687Abstract: An LCM for a display panel includes a pixel array, a plurality of source driver ICs, and a plurality of gate driver ICs. The plurality of source driver ICs are disposed in a horizontal direction at an upper side or lower side of the pixel array. The plurality of gate driver ICs are disposed in a vertical direction at a left side or right side of the pixel array. The plurality of gate driver ICs are disposed at an opposite position to a position where a source driver IC, among the plurality of source driver ICs, first supplied with video data and a clock signal is disposed.Type: ApplicationFiled: June 23, 2009Publication date: May 5, 2011Applicant: SILICON WORKS CO., LTDInventors: Man Jeong Ko, Joon Ho Na, Dae Seong Kim, Dae Keun Han
-
Publication number: 20110096054Abstract: Disclosed is a liquid crystal display panel driving circuit for driving a liquid crystal display panel with a resolution of N bits. N-bit digital data including upper X bits and lower Y bits is inputted. The liquid crystal display panel driving circuit includes a resistor string unit according to areas, a DAC converter switching unit according to areas, and an interpolation amplifier. The resistor string unit outputs analog reference voltages at different ratios according to three areas. The DAC converter switching unit receives the N-bit digital data, selects (Y+1) analog voltages from the analog reference voltages based on the upper X bits, outputs the (Y+1) analog voltages, and outputs the (Y+1) analog voltages of different combinations based on the lower Y bits. The interpolation amplifier receives the (Y+1) analog voltages and generates an interpolated output voltage by setting weights for the (Y+1) analog voltages by using multi-factors.Type: ApplicationFiled: October 26, 2010Publication date: April 28, 2011Applicant: SILICON WORKS CO., LTDInventors: Hyun-Ho CHO, Ji-Hun Kim, Joon-Ho Na, Hyung-Seog Oh, Dae-Seong Kim, Dae-Keun Han
-
Publication number: 20110089576Abstract: A pad layout structure of a driver IC chip to be mounted to a liquid crystal display panel. The pad layout structure includes power pad sections placed at respective four corners of the driver IC chip and each having a first power pad for supplying first power to the driver IC chip, a second power pad for supplying second power to the driver IC chip, a third power pad for supplying third power to the driver IC chip and a fourth power pad for supplying fourth power to the driver IC chip.Type: ApplicationFiled: May 22, 2009Publication date: April 21, 2011Applicant: SILICON WORKS CO., LTD.Inventors: Joung Cheul CHOI, An Young Kim, Joon Ho Na, Dae Seong Kim, Dae Keun Han
-
Publication number: 20100308472Abstract: Disclosed is a power supply line in which a voltage drop generated in a resistance component of a metal line which delivers a power voltage is minimized so that the level of the power supply voltage delivered to a semiconductor chip becomes constant in the entire area of the semiconductor chip. The semiconductor chip includes: at least two power supply pads to which a power voltage applied from an external unit of the semiconductor chip is supplied; power supply main metal lines connected to each of the power supply pads; power supply branch metal lines extended from each of the power supply main metal lines to deliver a power voltage to a circuit in the semiconductor chip; and at least an electrostatic discharge (ESD) improvement dummy pad, wherein the ESD improvement dummy pad is electrically connected to the corresponding power supply main metal line and the corresponding power supply branch metal line to minimize a voltage drop.Type: ApplicationFiled: October 27, 2008Publication date: December 9, 2010Applicant: SILICON WORKS CO., LTDInventors: Yong-Icc Jung, Dae-Keun Han, Dae-Seong Kim, Joon-Ho Na
-
Publication number: 20100265274Abstract: Disclosed are an offset compensation gamma buffer and a gray scale voltage generation circuit using the same. The offset compensation gamma buffer includes: a buffer which outputs an input voltage input to a positive or negative input terminal as an output voltage; and a switching unit which selectively connects the input voltage and the output voltage of the buffer to the positive and negative input terminals in response to a control signal. The output voltage of the offset compensation gamma buffer is supplied to the input of a gray scale voltage generation circuit of a source driver for driving a liquid crystal panel. The offset of the offset compensation gamma buffer is compensated using an inversion timing of the control signal. The output voltage of the offset compensation gamma buffer is supplied as a reference voltage of the voltage divider unit for generating the gray scale voltages, and the offset of the gray scale voltages is also compensated.Type: ApplicationFiled: October 30, 2008Publication date: October 21, 2010Applicant: SILICON WORKS CO., LTDInventors: Dae-Keun Han, Dae-Seong Kim, Joon-Ho Na, An-Young Kim, Man-Jeong Ko
-
Publication number: 20100259564Abstract: Provided is a high-resolution display driving system without a new design of interfaces between a timing controller and DDIs, particularly, without an entire change of a DAC unit having a role of determining gradation representation of DDIs and offsets between channels. The high-resolution display driving system includes a timing controller and a DDI unit. The timing controller generates a differential clock signal and differential data. The DDI unit generates a plurality of converted signals corresponding to the differential data in response to an operation instructing signal, a reset/enable signal, and the differential clock signal. A scheme of data transmission from the timing controller to the DDI unit is at least one of a multi-drop scheme and an m-LVDS (mini low voltage differential signaling) scheme.Type: ApplicationFiled: September 29, 2008Publication date: October 14, 2010Applicant: SILICON WORKS CO., LTDInventors: Yong-Sung Ahn, Dae-Seong Kim, Dae-Keun Han