Patents by Inventor David K. Foote
David K. Foote has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10026436Abstract: Apparatus and methods for simultaneously supporting multiple workpieces inside a processing space of a plasma processing system for simultaneous two-sided plasma processing. The apparatus may be a fixture having a carrier plate configured to be supported inside the processing space and a plurality of first openings extending through the thickness of the carrier plate. The carrier plate is configured to contact each of the workpieces over an annular region at an outer peripheral edge so that the first and second sides of each of the workpieces is exposed to the plasma through a respective one of said plurality of first openings.Type: GrantFiled: July 1, 2009Date of Patent: July 17, 2018Assignee: Nordson CorporationInventors: David K. Foote, James D. Getty
-
Patent number: 9382623Abstract: Methods and apparatus for applying a coating to an interior surface surrounding a passage of an article. A plasma is generated from a process gas inside the passage of the article, and the coating is deposited from the plasma on the interior surface. The article may optionally be placed inside of a passage of a conductive conduit. Either the article or the conductive conduit is coupled with a radio-frequency generator for generating the plasma inside the passage of the article.Type: GrantFiled: June 13, 2014Date of Patent: July 5, 2016Assignee: Nordson CorporationInventor: David K. Foote
-
Patent number: 9385017Abstract: Apparatus and methods for plasma processing workpieces of different diameters. The apparatus includes a lift plate having an outer perimeter, an opening inside of the outer perimeter, and a gap extending between the opening and the outer perimeter. The lift plate includes annular rims of different inner diameters and that are configured to respectively support the first and second workpieces.Type: GrantFiled: August 6, 2012Date of Patent: July 5, 2016Assignee: Nordson CorporationInventors: James P. Fazio, David K. Foote, James D. Getty
-
Publication number: 20150361558Abstract: Methods and apparatus for applying a coating to an interior surface surrounding a passage of an article. A plasma is generated from a process gas inside the passage of the article, and the coating is deposited from the plasma on the interior surface. The article may optionally be placed inside of a passage of a conductive conduit. Either the article or the conductive conduit is coupled with a radio-frequency generator for generating the plasma inside the passage of the article.Type: ApplicationFiled: June 13, 2014Publication date: December 17, 2015Inventor: David K. Foote
-
Publication number: 20140034610Abstract: Apparatus and methods for plasma processing workpieces of different diameters. The apparatus includes a lift plate having an outer perimeter, an opening inside of the outer perimeter, and a gap extending between the opening and the outer perimeter. The lift plate includes annular rims of different inner diameters and that are configured to respectively support the first and second workpieces.Type: ApplicationFiled: August 6, 2012Publication date: February 6, 2014Applicant: NORDSON CORPORATIONInventors: James P. Fazio, David K. Foote, James D. Getty
-
Patent number: 8597982Abstract: In an embodiment of the present invention, a method is provided for fabricating an electronics assembly having a substrate and a plurality of circuit elements. The method includes forming a liquid barrier on the substrate, placing a first circuit element on one side of the liquid barrier, and placing a second circuit element on the opposite side of the liquid barrier. A liquid is applied to the first circuit element. The method further includes using the liquid barrier to prevent the liquid applied to the first circuit element from contaminating the second circuit element so that the spacing between the first and second circuit elements can be minimized.Type: GrantFiled: October 31, 2011Date of Patent: December 3, 2013Assignee: Nordson CorporationInventors: David K. Foote, James D. Getty, Jiangang Zhao
-
Publication number: 20130109136Abstract: In an embodiment of the present invention, a method is provided for fabricating an electronics assembly having a substrate and a plurality of circuit elements. The method includes forming a liquid barrier on the substrate, placing a first circuit element on one side of the liquid barrier, and placing a second circuit element on the opposite side of the liquid barrier. A liquid is applied to the first circuit element.Type: ApplicationFiled: October 31, 2011Publication date: May 2, 2013Applicant: NORDSON CORPORATIONInventors: David K. Foote, James D. Getty, Jiangang Zhao
-
Publication number: 20110000882Abstract: Apparatus and methods for simultaneously supporting multiple workpieces inside a processing space of a plasma processing system for simultaneous two-sided plasma processing. The apparatus may be a fixture having a carrier plate configured to be supported inside the processing space and a plurality of first openings extending through the thickness of the carrier plate. The carrier plate is configured to contact each of the workpieces over an annular region at an outer peripheral edge so that the first and second sides of each of the workpieces is exposed to the plasma through a respective one of said plurality of first openings.Type: ApplicationFiled: July 1, 2009Publication date: January 6, 2011Applicant: NORDSON CORPORATIONInventors: David K. Foote, James D. Getty
-
Patent number: 6903007Abstract: An anti-reflective coating is formed between a material layer which is to be patterned on a semiconductor structure using photolithography, and an overlying photoresist layer. The anti-reflective coating suppresses reflections from the material layer surface into the photoresist layer that could degrade the patterning. The anti-reflective coating includes an anti-reflective layer of silicon oxime, silicon oxynitride, or silicon nitride, and a barrier layer which is grown on the anti-reflective layer using a nitrous oxide plasma discharge to convert a surface portion of the anti-reflective layer into silicon dioxide. The barrier layer prevents interaction between the anti-reflective layer and the photoresist layer that could create footing. The anti-reflective layer is deposited on the material layer using Plasma Enhanced Chemical Vapor Deposition (PECVD) in a reactor. The barrier layer is grown on the anti-reflective layer in-situ in the same reactor, thereby maximizing throughput.Type: GrantFiled: May 15, 1997Date of Patent: June 7, 2005Assignee: Advanced Micro Devices, Inc.Inventors: David K. Foote, Minh Van Ngo
-
Publication number: 20040065256Abstract: An improved chemical vapor deposition system including a lid having a channel configured for delivering reactive cleaning gas to the interior of the vapor deposition system. The lid including a cleaning gas distribution channel fluidly connected to a plurality of cleaning gas injection ports. The lid geometry is configured to generate desirable concentration gradients of reactive cleaning gas to the interior of a vapor deposition chamber. In some embodiments, the concentration gradient is selected to compensate for the temperature dependence of cleaning reactions. Methods of using the disclose system are disclosed.Type: ApplicationFiled: October 2, 2003Publication date: April 8, 2004Inventors: Gi Youl Kim, Marbert G. Moore, Adrian Jansz, David K. Foote, Richard Lee Hendrickson, Ken Doering
-
Patent number: 6562683Abstract: A method for fabricating a semiconductor structure includes forming a masking pattern on an ONO layer, wherein the ONO layer is on a semiconductor substrate, forming pocket regions in the substrate with the masking pattern as a doping mask, etching the ONO layer with the masking pattern as an etching mask forming residual oxide regions, etching the ONO layer with a buffered oxide etch or a plasma etch exposing regions of the substrate, and removing the mask and forming a bit-line oxide layer on the exposed regions.Type: GrantFiled: August 31, 2000Date of Patent: May 13, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Fei Wang, David K. Foote, Stephen K. Park
-
Patent number: 6528390Abstract: A method for fabricating a semiconductor structure includes growing regions of oxide on a first structure, to form bit-line regions; wherein said semiconductor structure includes a semiconducting substrate, a patterned ONO layer on said substrate, wherein said patterned ONO layer comprises regions of ONO and exposed regions of said semiconducting substrate, a patterned hard mask layer on said regions of ONO, and a patterned photoresist layer on said patterned hard mask layer.Type: GrantFiled: March 2, 2001Date of Patent: March 4, 2003Assignees: Advanced Micro Devices, Inc., Fujitsu LimitedInventors: Hideki Komori, David K. Foote, Fei Wang, Bharath Rangarajan
-
Patent number: 6486029Abstract: A process for fabricating a memory cell in a two-bit EEPROM device, the process includes forming an ONO layer overlying a semiconductor substrate, depositing a hard mask overlying the ONO layer, and patterning the hard mask. Preferably, the hard mask includes a material selected from the group consisting of tungsten, titanium, titanium nitride, polysilicon, silicon, silicon nitride, silicon oxi-nitride, and silicon rich nitride. In one preferred embodiment, the process further includes implanting the semiconductor substrate with a p-type dopant at an angle substantially normal to the principal surface of the semiconductor substrate and annealing the semiconductor substrate upon implanting the semiconductor substrate with a p-type dopant. In one preferred embodiment, the process further includes implanting the semiconductor substrate with an n-type dopant.Type: GrantFiled: July 28, 2000Date of Patent: November 26, 2002Assignee: Advanced Micro Devices, Inc.Inventors: David K. Foote, Bharath Rangarajan, Stephan K. Park, Fei Wang, Dawn M. Hopper, Jack Thomas, Mark Chang, Mark Ramsbey
-
Patent number: 6458677Abstract: A process for fabricating an ONO floating-gate electrode in a two-bit EEPROM device includes the sequential formation of a first silicon oxide layer, a silicon nitride layer and a second silicon oxide layer using an in-situ deposition process in which the silicon nitride layer is not exposed to ambient atmosphere prior to the formation of the top oxide layer. To avoid exposure to ambient atmosphere, the first silicon oxide layer, the silicon nitride layer and the second silicon oxide layer are sequentially formed using either a PECVD or a SACVD process.Type: GrantFiled: October 25, 1999Date of Patent: October 1, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Dawn M. Hopper, David K. Foote, Bharath Rangarajan
-
Publication number: 20020132446Abstract: A method for fabricating a semiconductor structure includes growing regions of oxide on a first structure, to form bit-line regions; wherein said semiconductor structure includes a semiconducting substrate, a patterned ONO layer on said substrate, wherein said patterned ONO layer comprises regions of ONO and exposed regions of said semiconducting substrate, a patterned hard mask layer on said regions of ONO, and a patterned photoresist layer on said patterned hard mask layer.Type: ApplicationFiled: March 2, 2001Publication date: September 19, 2002Applicant: Advanced Micro DevicesInventors: Hideki Komori, David K. Foote, Fei Wang, Bharath Rangarajan
-
Patent number: 6436766Abstract: A process for fabricating a memory cell in a two-bit EEPROM device including forming an ONO layer overlying a semiconductor substrate, depositing a hard mask overlying the ONO layer, and patterning the hard mask. The hard mask is preferably made from polysilicon or silicon. The process further includes doping the semiconductor substrate with boron causing p-type regions to form in the semiconductor substrate, and doping the semiconductor substrate with n-type dopants, such as arsenic, causing n-type regions to form in the semiconductor substrate. The exposed ONO layer is then etched to expose part of the semiconductor substrate, and a bit-line oxide region is formed overlying the semiconductor substrate. The hard mask is then removed, preferably using a plasma etch process.Type: GrantFiled: October 29, 1999Date of Patent: August 20, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Bharath Rangarajan, David K. Foote, Fei Wang, Dawn M. Hopper, Stephen K. Park, Jack Thomas, Mark Chang, Mark Ramsbey
-
Patent number: 6410388Abstract: A process for fabricating a memory cell in a two-bit EEPROM device, includes forming an ONO layer overlying a semiconductor substrate, depositing a resist mask overlying the ONO layer, patterning the resist mask, implanting the semiconductor substrate with a p-type dopant, wherein the resist mask is used as an ion implant mask, and annealing the semiconductor substrate before implanting the semiconductor substrate with an n-type dopant. In one preferred embodiment, the annealing of the semiconductor substrate laterally diffuses the p-type dopants to form pocket regions on either side of the EEPROM device.Type: GrantFiled: July 20, 2000Date of Patent: June 25, 2002Assignee: Advanced Micro Devices, Inc.Inventors: George Jonathan Kluth, Stephen K. Park, Arvind Halliyal, David K. Foote
-
Patent number: 6406960Abstract: A process for fabricating an ONO layer in a non-volatile memory device including the steps of forming a first silicon oxide layer, a silicon-rich silicon nitride layer and a second silicon oxide layer. The silicon-rich silicon nitride layer is formed by either a PECVD process, an LPCVD, or an RTCVD process. The silicon-rich silicon nitride layer effectively holds electrical charge making the ONO layer particularly useful as a floating gate electrode in a two-bit EEPROM device.Type: GrantFiled: October 25, 1999Date of Patent: June 18, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Dawn M. Hopper, David K. Foote, Bharath Rangarajan, Arvind Halliyal
-
Patent number: 6399480Abstract: At least one patterned dielectric layer is provided within a transistor arrangement to prevent a local interconnect from electrically contacting,the gate conductor due to misalignments during the damascene formation of etched openings used in forming local interconnects. By selectively etching through a plurality of dielectric layers during the local interconnect etching process, the patterned dielectric layer is left in place to prevent short-circuiting of the gate to an adjacent local interconnect that is slightly misaligned.Type: GrantFiled: February 29, 2000Date of Patent: June 4, 2002Assignee: Advanced Micro Devices, Inc.Inventors: William G. En, Darin A. Chan, David K. Foote, Fei Wang, Minh Van Ngo
-
Patent number: 6399446Abstract: A process for fabricating a memory cell in a two-bit EEPROM device including forming an ONO layer overlying a semiconductor substrate, depositing a hard mask overlying the ONO layer, and patterning the hard mask. The hard mask is made from tungsten, titanium, or titanium nitride. The process further includes doping the semiconductor substrate with boron causing p-type regions to form in the semiconductor substrate, and doping the semiconductor substrate with n-type dopants, such as arsenic, causing n-type regions to form in the semiconductor substrate. The exposed ONO layer is then etched to expose part of the semiconductor substrate, and a bit-line oxide region is formed overlying the semiconductor substrate. The hard mask is then stripped, preferably using an H2O2 solution.Type: GrantFiled: October 29, 1999Date of Patent: June 4, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Bharath Rangarajan, David K. Foote, Fei Wang, Dawn M. Hopper, Stephen K. Park, Jack Thomas, Mark Chang, Mark Ramsbey