Patents by Inventor David Meltzer
David Meltzer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070200635Abstract: Circuits and methods for compensating a variable oscillator for process and/or operational variations. The circuit generally comprises (a) a replica oscillator, (b) a counter configured to count pulses of the replica oscillator and to produce a count signal, and (c) a compensation circuit configured to provide an adjustment signal to the variable oscillator in accordance with the count signal. The method generally comprises the steps of (a) counting the number of pulses of a replica oscillator signal, and (b) providing an adjustment signal to the variable oscillator in accordance with the number of pulses counted. The present invention advantageously provides a largely digital method to compensate a variable oscillator for process, voltage, and temperature variations.Type: ApplicationFiled: February 17, 2006Publication date: August 30, 2007Inventor: David Meltzer
-
Patent number: 7224180Abstract: A method for maintaining signal integrity of a differential output signal generated from a differential driver is disclosed. The method includes receiving the differential output signal from the differential driver. Once received, the method includes tuning the differential output signal by exposing the differential output signal to an inductance. The inductance is configured to reduce signal mismatch between complementary signals of the differential output signal. The signal mismatch is a result of having each of the complementary signals exposed to different capacitive loading. A device and system is also provided, which include integrating an inductor between the output leads of a differential driver. The inductor is sized for the particular frequency of operation, and the inductor provides an inductance that assists in eliminating mismatch between the complementary signals of the differential output.Type: GrantFiled: November 18, 2004Date of Patent: May 29, 2007Assignee: Seiko Epson CorporationInventors: Michael Hargrove, David Meltzer
-
Patent number: 7212050Abstract: A precision PLL based transceiver having a single precision SAW or crystal resonator is configured to lock onto multiple different input frequencies and output generated clocks at the multiple different frequencies. The input reference frequency may be higher or lower than the resonator frequency. A fraction of two whole numbers describing a ratio of the resonator frequency to a given input frequency reference is first obtained. One of the numerator or denominator in the fraction is used to set the divide value of a first frequency divider coupling a VFO based on the resonator to a feedback input on a PFD. The other of the numerator or denominator is used to set a second frequency divider coupling the input frequency reference signal to the PFD. A first frequency multiplier is given a multiplication factor matching the divide value of the second frequency divider, and used to couple the output of the first frequency divider to the output of the PLL.Type: GrantFiled: December 17, 2004Date of Patent: May 1, 2007Assignee: Seiko Epson CorporationInventor: David Meltzer
-
Publication number: 20070064837Abstract: Circuits and methods for recovering a periodic signal from a data signal. One circuit generally includes (1) a recovery circuit configured to produce a reference signal from the data signal, (2) a frequency detector circuit configured to produce a detector output in response to the reference signal and a recovered periodic signal, (3) a decision circuit configured to produce a decision output in response to the detector output and the recovered periodic signal (or a periodic derivative of that signal), and (4) a charge pump configured to produce a pump output, where the level of the pump output corresponds to a value of the decision output. The circuits and methods generally include those that embody one or more of the inventive concepts disclosed herein. The present invention advantageously provides smooth signal acquisition without use of an external clock.Type: ApplicationFiled: September 16, 2005Publication date: March 22, 2007Inventor: David Meltzer
-
Patent number: 7187222Abstract: A CML master-slave latch incorporates logic into its master latching circuitry to incorporate a multiplexing function into the flip-flop. The multiplexing logic makes use of the pull-up loads and current source of the master latching circuitry. In this manner the pull-up loads and current source typically required for a stand-alone multiplexor are eliminated. Subsequently, the size of the present hybrid master-slave latch is smaller and consumes less power than a traditional combination of an independent multiplexor and master-slave latch. Since the master latching circuitry feeds only into the slave latching circuitry, the pull-up loads and the current sources of the master latching circuitry and slave latching circuitry may be optimized separately for achieving faster performance or less power consumption.Type: GrantFiled: December 17, 2004Date of Patent: March 6, 2007Assignee: Seiko Epson CorporationInventors: David Meltzer, Muralikumar A. Padaparambil
-
Publication number: 20070046382Abstract: A method, algorithm, software, architecture, circuit, and/or system for assisting pull-in of a phase-locked loop (PLL) are disclosed. In one embodiment, a PLL can include: (i) a phase detector that may receive a serial data stream and output a pump control signal; (ii) a charge pump that can receive the pump control signal and substantially determine a frequency control when a precharge signal is de-asserted; (iii) a precharge/filter circuit that may connect to the charge pump and may substantially determine the frequency control when the precharge signal is asserted; and (iv) an oscillator that may connect to the precharge/filter circuit and may provide a recovered clock in response to the frequency control, where the recovered clock may be correlated to a frequency of the serial data stream. The frequency control may be current and/or voltage based, for example. Embodiments of the present invention can advantageously provide a reliable and simplified design approach for pulling-in a PLL lock.Type: ApplicationFiled: August 26, 2005Publication date: March 1, 2007Inventor: David Meltzer
-
Patent number: 7167058Abstract: A variable frequency oscillator having multiple, independent frequency control inputs, each coupled to a respective tuning sub-circuit. The tuning sub-circuits are connected in parallel with each other and with a resonator module, which may be a quartz crystal, inductor, or other reactance component. Each tuning sub-circuit consists of two varactors with their respective cathodes coupled to each other and to their corresponding frequency control input. By having the tuning sub-circuits connected in parallel to the resonator, the overall frequency pull range of each frequency control input remains unaffected by the activation of any other frequency control input. Preferably, at least one frequency control input is a temperature compensation control input that can maintain the variable oscillator insensitive to temperature variations while the remaining frequency control inputs provide functional frequency control.Type: GrantFiled: December 11, 2003Date of Patent: January 23, 2007Assignee: Seiko Epson CorporationInventor: David Meltzer
-
Patent number: 7161440Abstract: A temperature compensation circuit has multiple configurable modules to produce a compensation signal whose temperature characteristic curve is the inverse of the frequency-to-temperature characteristic curve of a specified oscillator. A set of first modules that produce first sub-signals directly proportional to temperature and a set of second modules that produce second sub-signals inversely proportional to temperature have their outputs summed at a summation node. Each module may adjust the strength and shaped of its temperature characteristic sub-signal, and each module may optionally be assigned a temperature offset that impedes the output of its corresponding sub-signal until the assigned temperature offset is reached. Each of the first and second modules includes a signal generator and an optional temperature offset circuit, which may be incorporated into the operation of the signal generator.Type: GrantFiled: December 11, 2003Date of Patent: January 9, 2007Assignee: Seiko Epson CorporationInventor: David Meltzer
-
Patent number: 7157942Abstract: A structure and method for implementing a fully digital frequency difference detector uses an n-bit counter to count cycles of a reference clock signal and an m-bit counter to count cycles of a synthesized clock signal, where m is greater than n. The two counters operate concurrently, and both are halted when the n-bit counter overflows into its nth bit position. Two latches respectively record if bits n and (n+1) in the m-bit become set prior to the n-bit counter overflowing. By observing the state of the two latches and the state of a predefined bit range within the m-counter, the frequency difference detector can determined if the frequency of the synthesized clock is greater than, less than, or locked to the frequency of the reference clock signal.Type: GrantFiled: December 8, 2004Date of Patent: January 2, 2007Assignee: Seiko Epson CorporationInventor: David Meltzer
-
Publication number: 20060250198Abstract: An improved integrated LC resonator and methods for making and using the same are disclosed. The resonator includes (i) a first capacitor plate; (ii) an inductor over and in electrical communication with the first capacitor plate; and (iii) a second capacitor plate over and in electrical communication with the inductor. The method of making includes sequentially forming a first capacitor plate, a first dielectric layer thereon, a first via and an inductor, a second dielectric layer on the inductor, and a second via and a second capacitor plate. Each of the capacitor plates and the inductor are generally formed in different integrated circuit layers (for example, different metallization layers). Embodiments of the present invention can advantageously provide an integrated LC resonator tank having: (i) relatively high Q by reducing or minimizing parasitic effects; and (ii) relatively high shielding from the semiconductor substrate.Type: ApplicationFiled: May 9, 2005Publication date: November 9, 2006Inventors: David Meltzer, Michael Hargrove
-
Publication number: 20060244543Abstract: Circuits and methods and for generating oscillator outputs using standard integrated circuit components. The basic circuit generally includes two inverters and a variable capacitor to configure a delay of the circuit input and/or output. The oscillator circuit generally includes a plurality of inverter circuits, at least one of which uses a variable capacitor to adjust a delay between stages, and thereby adjust a frequency of oscillation. Thus, the oscillator outputs may be tuned using a single control voltage. The method generally includes the steps of (1) applying an operating voltage to a ring oscillator comprising a plurality of stages; and (2) applying a control voltage to a variable capacitor coupled to a node between at least two of those stages. The circuits have particular advantage in quadrature oscillators, and may be easily implemented using widely available CMOS technology.Type: ApplicationFiled: April 29, 2005Publication date: November 2, 2006Inventor: David Meltzer
-
Publication number: 20060198482Abstract: A method, algorithm, software, architecture, circuit, and/or system for detecting an idle condition and maintaining a frequency of a clock/data recovery circuit are disclosed. In one embodiment, a method of maintaining a frequency of a clock/data recovery circuit can include the steps of: (i) comparing a difference value from a differential signal with a predetermined threshold (or value); (ii) controlling a variable frequency oscillator (VFO) with a frequency detector when the difference value is less than the threshold for at least a predetermined integration time; and (iii) controlling the VFO with a phase detector receiving the differential signal when the difference value is greater than the threshold. Embodiments of the present invention can advantageously provide a reliable and simplified design approach for clock data recovery (CDR) circuits operable with low power mode transmitters.Type: ApplicationFiled: March 1, 2005Publication date: September 7, 2006Inventors: David Meltzer, Gregory Blum
-
Patent number: 7082178Abstract: A phase lock loop lock detect circuit determines whether an output signal of the phase lock loop is in phase-frequency synchronization with an input reference timing signal and provides an unlock alarm signal indicating that the output signal of a phase lock loop is no longer in phase-frequency synchronization with an input reference timing signal. The lock detection circuit has a first logic function circuit to combine a frequency increase signal and a frequency decrease signal of said phase lock loop to provide a frequency deviation signal. The first logic function in the preferred embodiment of this invention is an OR gate. The output of the first logic function circuit is an input to a second logic function circuit.Type: GrantFiled: December 14, 2001Date of Patent: July 25, 2006Assignee: Seiko Epson CorporationInventor: David Meltzer
-
Publication number: 20060132202Abstract: A precision PLL based transceiver having a single precision SAW or crystal resonator is configured to lock onto multiple different input frequencies and output generated clocks at the multiple different frequencies. The input reference frequency may be higher or lower than the resonator frequency. A fraction of two whole numbers describing a ratio of the resonator frequency to a given input frequency reference is first obtained. One of the numerator or denominator in the fraction is used to set the divide value of a first frequency divider coupling a VFO based on the resonator to a feedback input on a PFD. The other of the numerator or denominator is used to set a second frequency divider coupling the input frequency reference signal to the PFD. A first frequency multiplier is given a multiplication factor matching the divide value of the second frequency divider, and used to couple the output of the first frequency divider to the output of the PLL.Type: ApplicationFiled: December 17, 2004Publication date: June 22, 2006Inventor: David Meltzer
-
Publication number: 20060132209Abstract: A CML master-slave latch incorporates logic into its master latching circuitry to incorporate a multiplexing function into the flip-flop. The multiplexing logic makes use of the pull-up loads and current source of the master latching circuitry. In this manner the pull-up loads and current source typically required for a stand-alone multiplexor are eliminated. Subsequently, the size of the present hybrid master-slave latch is smaller and consumes less power than a traditional combination of an independent multiplexor and master-slave latch. Since the master latching circuitry feeds only into the slave latching circuitry, the pull-up loads and the current sources of the master latching circuitry and slave latching circuitry may be optimized separately for achieving faster performance or less power consumption.Type: ApplicationFiled: December 17, 2004Publication date: June 22, 2006Inventors: David Meltzer, Muralikumar Padaparambil
-
Publication number: 20060119398Abstract: A structure and method for implementing a fully digital frequency difference detector uses an n-bit counter to count cycles of a reference clock signal and an m-bit counter to count cycles of a synthesized clock signal, where m is greater than n. The two counters operate concurrently, and both are halted when the n-bit counter overflows into its nth bit position. Two latches respectively record if bits n and (n+1) in the m-bit become set prior to the n-bit counter overflowing. By observing the state of the two latches and the state of a predefined bit range within the m-counter, the frequency difference detector can determined if the frequency of the synthesized clock is greater than, less than, or locked to the frequency of the reference clock signal.Type: ApplicationFiled: December 8, 2004Publication date: June 8, 2006Inventor: David Meltzer
-
Publication number: 20060103418Abstract: A method for maintaining signal integrity of a differential output signal generated from a differential driver is disclosed. The method includes receiving the differential output signal from the differential driver. Once received, the method includes tuning the differential output signal by exposing the differential output signal to an inductance. The inductance is configured to reduce signal mismatch between complementary signals of the differential output signal. The signal mismatch is a result of having each of the complementary signals exposed to different capacitive loading. A device and system is also provided, which include integrating an inductor between the output leads of a differential driver. The inductor is sized for the particular frequency of operation, and the inductor provides an inductance that assists in eliminating mismatch between the complementary signals of the differential output.Type: ApplicationFiled: November 18, 2004Publication date: May 18, 2006Inventors: Michael Hargrove, David Meltzer
-
Patent number: 7042251Abstract: A fully differential phase and frequency detector utilizes a multi-function differential logic gate to implement a differential AND gate operation and provides a fully differential D-flip-flop. The multi-function differential logic gate has four inputs, which can be grouped into two pairs of true and complement signals. By selectively re-assigning the inputs to different signal pairs, the differential logic gate can be made to provide one of either simultaneous AND/NAND logic operations or simultaneous OR/NOR logic operations. The differential D-flip-flop is implemented following a master/slave configuration and is response to the true and complement forms of an input clock signal, an input reset input, and input data signal, and also provides true and complement forms of an output signal. All components within the phase and frequency detector are exemplified in CML circuit configuration.Type: GrantFiled: April 28, 2004Date of Patent: May 9, 2006Assignee: Seiko Epson CorporationInventors: David Meltzer, Muralikumar A. Padaparambil, Tat C. Wu
-
Patent number: 7038497Abstract: A fully differential phase and frequency detector utilizes a multi-function differential logic gate to implement a differential AND gate operation and provides a fully differential D-flip-flop. The multi-function differential logic gate has four inputs, which can be grouped into two pairs of true and complement signals. By selectively re-assigning the inputs to different signal pairs, the differential logic gate can be made to provide one of either simultaneous AND/NAND logic operations or simultaneous OR/NOR logic operations. The differential D-flip-flop is implemented following a master/slave configuration and is response to the true and complement forms of an input clock signal, an input reset input, and input data signal, and also provides true and complement forms of an output signal. All components within the phase and frequency detector are exemplified in CML circuit configuration.Type: GrantFiled: April 28, 2004Date of Patent: May 2, 2006Assignee: Seiko Epson CorporationInventors: David Meltzer, Muralikumar A. Padaparambil, Tat C. Wu
-
Patent number: 7034594Abstract: A fully differential phase and frequency detector utilizes a multi-function differential logic gate to implement a differential AND gate operation and provides a fully differential D-flip-flop. The multi-function differential logic gate has four inputs, which can be grouped into two pairs of true and complement signals. By selectively re-assigning the inputs to different signal pairs, the differential logic gate can be made to provide one of either simultaneous AND/NAND logic operations or simultaneous OR/NOR logic operations. The differential D-flip-flop is implemented following a master/slave configuration and is response to the true and complement forms of an input clock signal, an input reset input, and input data signal, and also provides true and complement forms of an output signal. All components within the phase and frequency detector are exemplified in CML circuit configuration.Type: GrantFiled: April 28, 2004Date of Patent: April 25, 2006Assignee: Seiko Epson CorporationInventors: David Meltzer, Muralikumar A. Padaparambil, Tat C. Wu