Patents by Inventor David Meltzer
David Meltzer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060017731Abstract: Methods for rendering font objects include: receiving input identifying an object to be rendered; selecting a data set for rendering the object from: (a) a first data set including font object data in a first format (e.g., trajectory data), and (b) a second data set including font object data in a second format (e.g., outline data); and rendering the object using the selected data set. The data set may be selected based on at least one run time parameter, such as the ppem or space available for the rendering, the desired text size, system resolution, font object complexity, contextual information, etc., to provide a high quality rendered image. Additional data sets (e.g., augmenting data, enhancing data, etc.) may be included to provide more rendering options to further increase the quality of the rendered image under some conditions. The various data sets may be independently created so that each data set can be produced specifically targeted to selected rendering conditions (such as a selected ppem range).Type: ApplicationFiled: July 26, 2004Publication date: January 26, 2006Applicant: Microsoft CorporationInventors: Tanya Matskewich, David Kilgrow, David Meltzer
-
Publication number: 20060017732Abstract: Methods for rendering font objects include: receiving input identifying an object to be rendered; selecting a data set for rendering the object from: (a) a first data set including font object data in a first format (e.g., trajectory data), and (b) a second data set including font object data in a second format (e.g., outline data); and rendering the object using the selected data set. The data set may be selected based on at least one run time parameter, such as the ppem or space available for the rendering, the desired text size, system resolution, font object complexity, contextual information, etc., to provide a high quality rendered image. Additional data sets (e.g., augmenting data, enhancing data, etc.) may be included to provide more rendering options to further increase the quality of the rendered image under some conditions. The various data sets may be independently created so that each data set can be produced specifically targeted to selected rendering conditions (such as a selected ppem range).Type: ApplicationFiled: August 13, 2004Publication date: January 26, 2006Applicant: Microsoft CorporationInventors: Tanya Matskewich, David Kilgrow, David Meltzer
-
Patent number: 6990509Abstract: An ultra low power adder with sum synchronization which provides a power reduction method in the binary carry propagate adders by using a carry skip technique. The invention eliminates glitches at the adder outputs by preventing signal transitions at the sum outputs until the corresponding carry signals have reached their final values, which is achieved by adding a synchronization circuitry to the sum calculation path.Type: GrantFiled: March 8, 2002Date of Patent: January 24, 2006Assignee: International Business Machines CorporationInventors: Erdem Hokenek, Eko Lisuwandi, David Meltzer, Mayan Moudgill, Victor V. Zyuban
-
Publication number: 20050242842Abstract: A fully differential phase and frequency detector utilizes a multi-function differential logic gate to implement a differential AND gate operation and provides a fully differential D-flip-flop. The multi-function differential logic gate has four inputs, which can be grouped into two pairs of true and complement signals. By selectively re-assigning the inputs to different signal pairs, the differential logic gate can be made to provide one of either simultaneous AND/NAND logic operations or simultaneous OR/NOR logic operations. The differential D-flip-flop is implemented following a master/slave configuration and is response to the true and complement forms of an input clock signal, an input reset input, and input data signal, and also provides true and complement forms of an output signal. All components within the phase and frequency detector are exemplified in CML circuit configuration.Type: ApplicationFiled: April 28, 2004Publication date: November 3, 2005Inventors: David Meltzer, Muralikumar Padaparambil, Tat Wu
-
Publication number: 20050242843Abstract: A fully differential phase and frequency detector utilizes a multi-function differential logic gate to implement a differential AND gate operation and provides a fully differential D-flip-flop. The multi-function differential logic gate has four inputs, which can be grouped into two pairs of true and complement signals. By selectively re-assigning the inputs to different signal pairs, the differential logic gate can be made to provide one of either simultaneous AND/NAND logic operations or simultaneous OR/NOR logic operations. The differential D-flip-flop is implemented following a master/slave configuration and is response to the true and complement forms of an input clock signal, an input reset input, and input data signal, and also provides true and complement forms of an output signal. All components within the phase and frequency detector are exemplified in CML circuit configuration.Type: ApplicationFiled: April 28, 2004Publication date: November 3, 2005Inventors: David Meltzer, Muralikumar Padaparambil, Tat Wu
-
Publication number: 20050242859Abstract: A fully differential phase and frequency detector utilizes a multi-function differential logic gate to implement a differential AND gate operation and provides a fully differential D-flip-flop. The multi-function differential logic gate has four inputs, which can be grouped into two pairs of true and complement signals. By selectively re-assigning the inputs to different signal pairs, the differential logic gate can be made to provide one of either simultaneous AND/NAND logic operations or simultaneous OR/NOR logic operations. The differential D-flip-flop is implemented following a master/slave configuration and is response to the true and complement forms of an input clock signal, an input reset input, and input data signal, and also provides true and complement forms of an output signal. All components within the phase and frequency detector are exemplified in CML circuit configuration.Type: ApplicationFiled: April 28, 2004Publication date: November 3, 2005Inventors: David Meltzer, Muralikumar Padaparambil, Tat Wu
-
Publication number: 20050154733Abstract: A system for conducting continuous, real-time vulnerability detection of computer networks. The system includes a user interface, a scan engine and a database for obtaining and storing information concerning a network in general and devices and services that may interact with the network. The system provides continuous scanning of the network, each scan being compared with a predetermined baseline network configuration to determine if a change to the network has occurred. If a change has occurred, the system issues an alert informing a network administrator of the where and how the network has changed so appropriate action may be taken by the network administrator.Type: ApplicationFiled: December 3, 2004Publication date: July 14, 2005Inventors: David Meltzer, Will Weisser, Doug Gisby, Jon Larimer, Jim Albert
-
Publication number: 20050128018Abstract: A temperature compensation circuit has multiple configurable modules to produce a compensation signal whose temperature characteristic curve is the inverse of the frequency-to-temperature characteristic curve of a specified oscillator. A set of first modules that produce first sub-signals directly proportional to temperature and a set of second modules that produce second sub-signals inversely proportional to temperature have their outputs summed at a summation node. Each module may adjust the strength and shaped of its temperature characteristic sub-signal, and each module may optionally be assigned a temperature offset that impedes the output of its corresponding sub-signal until the assigned temperature offset is reached. Each of the first and second modules includes a signal generator and an optional temperature offset circuit, which may be incorporated into the operation of the signal generator.Type: ApplicationFiled: December 11, 2003Publication date: June 16, 2005Inventor: David Meltzer
-
Publication number: 20050128017Abstract: A variable frequency oscillator having multiple, independent frequency control inputs, each coupled to a respective tuning sub-circuit. The tuning sub-circuits are connected in parallel with each other and with a resonator module, which may be a quartz crystal, inductor, or other reactance component. Each tuning sub-circuit consists of two varactors with their respective cathodes coupled to each other and to their corresponding frequency control input. By having the tuning sub-circuits connected in parallel to the resonator, the overall frequency pull range of each frequency control input remains unaffected by the activation of any other frequency control input. Preferably, at least one frequency control input is a temperature compensation control input that can maintain the variable oscillator insensitive to temperature variations while the remaining frequency control inputs provide functional frequency control.Type: ApplicationFiled: December 11, 2003Publication date: June 16, 2005Inventor: David Meltzer
-
Publication number: 20040223575Abstract: A frequency synthesizer suitable for integration in a low voltage digital CMOS process controls a VCO using a dual loop structure including an analog loop and a digital loop. The digital loop includes an all digital frequency detector, which controls the center frequency of the VCO. The analog loop includes an analog phase detector and charge pump, which add phase coherence to the frequency controlled loop, thus eliminating any static frequency error. In effect, the analog loop reduces the noise of the digital logic and VCO, and the digital control provides frequency holdover and very low bandwidth. The bandwidth of the digital loop is made much smaller than the bandwidth of analog loop, and is preferably 200 times smaller. This gross parametric difference is used in the design of the VCO to allow two separate control inputs, one from the analog loop and one from the digital loop, with both inputs functioning relatively independently of each other.Type: ApplicationFiled: March 8, 2004Publication date: November 11, 2004Inventors: David Meltzer, Gregory Blum
-
Publication number: 20040103262Abstract: A system and method for processing operations that use data vectors each comprising a plurality of data elements, in accordance with the present invention, includes a vector data file comprising a plurality of storage elements for storing data elements of the data vectors. A pointer array is coupled by a bus to the vector data file. The pointer array includes a plurality of entries wherein each entry identifies at least one storage element in the vector data file. The at least one storage element stores at least one data element of the data vectors, wherein for at least one particular entry in the pointer array, the at least one storage element identified by the particular entry has an arbitrary starting address in the vector data file.Type: ApplicationFiled: November 15, 2003Publication date: May 27, 2004Applicant: International Business Machines CorporationInventors: Clair John Glossner, Erdem Hokenek, David Meltzer, Mayan Moudgill
-
Publication number: 20040078554Abstract: A digital signal processor (DSP) includes dual SIMD units that are connected in cascade, and wherein results of a first SIMD stage of the cascade may be stored in a register file of a second SIMD stage in the cascade. Each SIMD stage contains its own resources for storing operands and intermediate results (e.g., its own register file), as well as for decoding the operations that may be executed in that stage. Within each stage, hardware resources are organized to operate in SIMD manner, so that independent SIMD operations can be executed simultaneously, one in each stage of the cascade. Intermediate operands and results flowing through the cascade are stored at the register files of the stages, and may be accessed from those register files. Data may also be brought from memory directly into the register files of the stages in the cascade.Type: ApplicationFiled: June 7, 2003Publication date: April 22, 2004Applicant: International Business Machines CorporationInventors: Clair John Glossner, Erdem Hokenek, David Meltzer, Mayan Moudgill
-
Patent number: 6665790Abstract: A system and method for processing operations that use data vectors each comprising a plurality of data elements, in accordance with the present invention, includes a vector data file comprising a plurality of storage elements for storing data elements of the data vectors. A pointer array is coupled by a bus to the vector data file. The pointer array includes a plurality of entries wherein each entry identifies at least one storage element in the vector data file. The at least one storage element stores at least one data element of the data vectors, wherein for at least one particular entry in the pointer array, the at least one storage element identified by the particular entry has an arbitrary starting address in the vector data file.Type: GrantFiled: February 29, 2000Date of Patent: December 16, 2003Assignee: International Business Machines CorporationInventors: Clair John Glossner, III, Erdem Hokenek, David Meltzer, Mayan Moudgill
-
Publication number: 20030172102Abstract: An ultra low power adder with sum synchronization which provides a power reduction method in the binary carry propagate adders by using a carry skip technique. The invention eliminates glitches at the adder outputs by preventing signal transitions at the sum outputs until the corresponding carry signals have reached their final values, which is achieved by adding a synchronization circuitry to the sum calculation path.Type: ApplicationFiled: March 8, 2002Publication date: September 11, 2003Applicant: International Business Machines CorporationInventors: Erdem Hokenek, Eko Lisuwandi, David Meltzer, Mayan Moudgill, Victor V. Zyuban
-
Patent number: 6604191Abstract: An instruction fetching system (and/or architecture) which may be utilized by a high-frequency short-pipeline microprocessor, for efficient fetching of both in-line and target instructions. The system contains an instruction fetching unit (IFU), having a control logic and associated components for controlling a specially designed instruction cache (I-cache). The I-cache is a sum-address cache, i.e., it receives two address inputs, which compiled by a decoder to provide the address of the line of instructions desired fetch. The I-cache is designed with an array of cache lines that can contain 32 instructions, and three buffers that each have a capacity of 32 instructions.Type: GrantFiled: February 4, 2000Date of Patent: August 5, 2003Assignee: International Business Machines CorporationInventors: Brian King Flacks, David Meltzer, Joel Abraham Silberman
-
Publication number: 20030112035Abstract: A differential logic circuit (20, 120, 220, 320, 420 and 520) designed to ensure stability of the output of the circuit. The logic circuit includes a differential load structure (22, 122, 222, 322, 422) that is connected to evaluate transistors (50, 52, 54, 56). In several embodiments, the outputs of the load transistors (30, 32) in the differential load structure are connected to the bodies of the evaluate transistors. In the other embodiments, the outputs of the load transistors in the differential structure are connected to one of the gates of a double-gated evaluate transistors. Level-shifting output buffers (160, 178) are used in connection with the embodiments of the invention that do not include double-gated evaluate transistors.Type: ApplicationFiled: December 14, 2001Publication date: June 19, 2003Applicant: International Business Machines CorporationInventors: Kerry Bernstein, Peter E. Cottrell, Stephen V. Kosonocky, David Meltzer, Edward J. Nowak, Kevin J. Nowka, Norman J. Rohrer
-
Publication number: 20030112915Abstract: A phase lock loop lock detect circuit determines whether an output signal of the phase lock loop is in phase-frequency synchronization with an input reference timing signal and provides an unlock alarm signal indicating that the output signal of a phase lock loop is no longer in phase-frequency synchronization with an input reference timing signal. The lock detection circuit has a first logic function circuit to combine a frequency increase signal and a frequency decrease signal of said phase lock loop to provide a frequency deviation signal. The first logic function in the preferred embodiment of this invention is an OR gate. The output of the first logic function circuit is an input to a second logic function circuit.Type: ApplicationFiled: December 14, 2001Publication date: June 19, 2003Applicant: EPSON Research and Development , Inc.Inventor: David Meltzer
-
Patent number: 6580293Abstract: A differential logic circuit (20, 120, 220, 320, 420 and 520) designed to ensure stability of the output of the circuit. The logic circuit includes a differential load structure (22, 122, 222, 322, 422) that is connected to evaluate transistors (50, 52, 54, 56). In several embodiments, the outputs of the load transistors (30, 32) in the differential load structure are connected to the bodies of the evaluate transistors. In the other embodiments, the outputs of the load transistors in the differential structure are connected to one of the gates of a double-gated evaluate transistors. Level-shifting output buffers (160, 178) are used in connection with the embodiments of the invention that do not include double-gated evaluate transistors.Type: GrantFiled: December 14, 2001Date of Patent: June 17, 2003Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Peter E. Cottrell, Stephen V. Kosonocky, David Meltzer, Edward J. Nowak, Kevin J. Nowka, Norman J. Rohrer
-
Publication number: 20020161987Abstract: A system and method is provided for processing a first instruction set and a second instruction set in a single processor. The method includes storing a plurality of control signals in a plurality of buffers proximate to a plurality of execution units, wherein the control signals are predecoded instructions of the second instruction set, executing an instruction of the first instruction set in response to a branch instruction of the first instruction set, and executing the control signals for an instruction of the second instruction set in response to a branch instruction of the second instruction set.Type: ApplicationFiled: April 30, 2001Publication date: October 31, 2002Inventors: Erik R. Altman, Clair John Glossner, Erdem Hokenek, David Meltzer, Mayan Moudgill
-
Publication number: 20020112193Abstract: A microprocessor includes a logic circuit. A selection device is coupled to the logic circuit, and the selection device provides switching of on/off states of the logic circuit based on a stored logical value. A program instruction is included which sets the stored logical value to control the on/off states of the logic circuit based on anticipated usage of the logical circuit in accordance with an instruction sequence of the microprocessor.Type: ApplicationFiled: February 9, 2001Publication date: August 15, 2002Applicant: International Business Machines CorporationInventors: Erik R. Altman, Clair John Glossner, Erdem Hokenek, David Meltzer, Mayan Moudgill