Patents by Inventor Deenesh Padhi
Deenesh Padhi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220123114Abstract: Exemplary semiconductor structures and processing methods may include forming a first portion of a first semiconductor layer characterized by a first etch rate for an etch treatment, forming a second portion of the first semiconductor layer characterized by a second etch rate that is less than the first etch rate for the etch treatment, and forming a third portion of the first semiconductor layer characterized by a third etch rate that is greater than the second etch rate.Type: ApplicationFiled: October 16, 2020Publication date: April 21, 2022Applicant: Applied Materials, Inc.Inventors: Akhil Singhal, Allison Yau, Sang-Jin Kim, Zeqiong Zhao, Zhijun Jiang, Deenesh Padhi, Ganesh Balasubramanian
-
Publication number: 20220122811Abstract: Exemplary deposition methods may include forming a plasma of an oxygen-containing precursor within a processing region of a semiconductor processing chamber. The processing region may house a semiconductor substrate on a substrate support. The methods may include, while maintaining the plasma of the oxygen-containing precursor, flowing a silicon-containing precursor through a faceplate into the processing region of the semiconductor processing chamber. The faceplate may have an impedance of at least 5.75 deciohm. The methods may include depositing a silicon-containing material on the semiconductor substrate.Type: ApplicationFiled: October 16, 2020Publication date: April 21, 2022Applicant: Applied Materials, Inc.Inventors: Madhu Santosh Kumar Mutyala, Sanjay Kamath, Deenesh Padhi, Mayur Govind Kulkarni, Arun Thottappayil
-
Publication number: 20220102179Abstract: Exemplary semiconductor processing systems may include a processing chamber and an electrostatic chuck disposed at least partially within the processing chamber. The electrostatic chuck may include at least one electrode and a heater. A semiconductor processing system may include a power supply to provide a signal to the electrode to provide electrostatic force to secure a substrate to the electrostatic chuck. The system may also include a filter communicatively coupled between the power supply and the electrode. The filter is configured to remove or reduce noise introduced into the chucking signal by operating the heater while the electrostatic force on the substrate is maintained. The filter may include active circuitry, passive circuitry, or both, and may include an adjustment circuit to set the gain of the filter so that an output signal level from the filter corresponds to an input signal level for the filter.Type: ApplicationFiled: September 29, 2020Publication date: March 31, 2022Applicant: Applied Materials, Inc.Inventors: Zheng John Ye, Daemian Raj Benjamin Raj, Rana Howlader, Abhigyan Keshri, Sanjay G. Kamath, Dmitry A. Dzilno, Juan Carlos Rocha-Alvarez, Shailendra Srivastava, Kristopher R. Enslow, Xinhai Han, Deenesh Padhi, Edward P. Hammond
-
Patent number: 11289369Abstract: A method of forming a low-k dielectric layer with barrier properties is disclosed. The method comprises forming a dielectric layer by PECVD which is doped with one or more of boron, nitrogen or phosphorous. The dopant gas of some embodiments may be coflowed with the other reactants during deposition.Type: GrantFiled: June 8, 2020Date of Patent: March 29, 2022Assignee: APPLIED MATERIALS, INC.Inventors: Yi Ding, Shaunak Mukherjee, Bo Xie, Kang Sub Yim, Deenesh Padhi
-
Publication number: 20220084809Abstract: Methods for forming a SiBN film comprising depositing a film on a feature on a substrate. The method comprises in a first cycle, depositing a SiB layer on a substrate in a chamber using a chemical vapor deposition process, the substrate having at least one feature thereon, the at least one feature comprising an upper surface, a bottom surface and sidewalls, the SiB layer formed on the upper surface, the bottom surface and the sidewalls. In a second cycle, the SiB layer is treated with a plasma comprising a nitrogen-containing gas to form a conformal SiBN film.Type: ApplicationFiled: September 11, 2020Publication date: March 17, 2022Applicant: Applied Materials, Inc.Inventors: Chuanxi Yang, Hang Yu, Deenesh Padhi
-
Patent number: 11276569Abstract: Embodiments described herein relate to manufacturing layer stacks of oxide/nitride (ON) layers with minimized in-plane distortion (IPD) and lithographic overlay errors. A method of forming a layer stack ON layers includes flowing a first silicon-containing gas, an oxygen-containing gas, and a first dilution gas. A RF power is symmetrically applied to form a first material layer of SiO2. A second silicon-containing gas, a nitrogen-containing gas, and a second dilution gas are flowed. A second RF power is symmetrically applied to form a second material layer of Si3N4. The flowing the first silicon-containing gas, the oxygen-containing gas, and the first dilution gas, the symmetrically applying the first RF power, the flowing the second silicon-containing gas, the nitrogen-containing gas, and the second dilution gas, and the symmetrically applying the second RF power is repeated until a desired number of first material layers and second material layers make up a layer stack.Type: GrantFiled: July 18, 2019Date of Patent: March 15, 2022Assignee: Applied Materials, Inc.Inventors: Yongjing Lin, Tza-Jing Gung, Masaki Ogata, Yusheng Zhou, Xinhai Han, Deenesh Padhi, Juan Carlos Rocha, Amit Kumar Bansal, Mukund Srinivasan
-
Patent number: 11270903Abstract: Exemplary semiconductor processing chambers may include a pedestal comprising a platen configured to support a semiconductor substrate across a surface of the platen. The chambers may include a first conductive mesh incorporated within the platen and configured to operate as a first chucking mesh. The first conductive mesh may extend radially across the platen. The chambers may include a second conductive mesh incorporated within the platen and configured to operate as a second chucking mesh. The second conductive mesh may be characterized by an annular shape. The second conductive mesh may be disposed between the first conductive mesh and the surface of the platen.Type: GrantFiled: December 17, 2019Date of Patent: March 8, 2022Assignee: Applied Materials, Inc.Inventors: Madhu Santosh Kumar Mutyala, Sanjay Kamath, Deenesh Padhi
-
Publication number: 20220068630Abstract: Exemplary methods of semiconductor processing may include flowing a silicon-containing precursor, a nitrogen-containing precursor, and diatomic hydrogen into a processing region of a semiconductor processing chamber. A substrate may be housed within the processing region of the semiconductor processing chamber. The methods may also include forming a plasma of the silicon-containing precursor, the nitrogen-containing precursor, and the diatomic hydrogen. The plasma may be formed at a frequency above 15 MHz. The methods may also include depositing a silicon nitride material on the substrate.Type: ApplicationFiled: September 1, 2020Publication date: March 3, 2022Applicant: Applied Materials, Inc.Inventors: Chuanxi Yang, Hang Yu, Yu Yang, Chuan Ying Wang, Allison Yau, Xinhai Han, Sanjay G. Kamath, Deenesh Padhi
-
Patent number: 11217443Abstract: Embodiments disclosed herein include methods of forming high quality silicon nitride films. In an embodiment, a method of depositing a film on a substrate may comprise forming a silicon nitride film over a surface of the substrate in a first processing volume with a deposition process, and treating the silicon nitride film in a second processing volume, wherein treating the silicon nitride film comprises exposing the film to a plasma induced by a modular high-frequency plasma source. In an embodiment, a sheath potential of the plasma is less than 100 V, and a power density of the high-frequency plasma source is approximately 5 W/cm2 or greater, approximately 10 W/cm2 or greater, or approximately 20 W/cm2 or greater.Type: GrantFiled: November 6, 2019Date of Patent: January 4, 2022Assignee: Applied Materials, Inc.Inventors: Vinayak Veer Vats, Hang Yu, Philip Allan Kraus, Sanjay G. Kamath, William John Durand, Lakmal Charidu Kalutarage, Abhijit B. Mallick, Changling Li, Deenesh Padhi, Mark Joseph Saly, Thai Cheng Chua, Mihaela A. Balseanu
-
Patent number: 11157661Abstract: A process development visualization tool generates a first visualization of a parameter associated with a manufacturing process, and provides a GUI control element associated with a process variable of the manufacturing process, wherein the GUI control element has a first setting associated with a first value for the process variable. The process development tool receives a user input to adjust the GUI control element from the first setting to a second setting, determines a second value for the process variable based on the second setting, and determines a second set of values for the parameter that are associated with the second value for the process variable. The process development tool then generates a second visualization of the parameter, wherein the second visualization represents the second set of values for the parameter that are associated with the second value for the process variable.Type: GrantFiled: December 16, 2019Date of Patent: October 26, 2021Assignee: Applied Materials, Inc.Inventors: Vinayak Veer Vats, Sidharth Bhatia, Garrett Ho-Yee Sin, Pramod Nambiar, Hang Yu, Sanjay Kamath, Deenesh Padhi, Heng-Cheng Pai
-
Patent number: 11145504Abstract: A method of forming a film stack with reduced defects is provided and includes positioning a substrate on a substrate support within a processing chamber and sequentially depositing polysilicon layers and silicon oxide layers to produce the film stack on the substrate. The method also includes supplying a current of greater than 5 ampere (A) to a plasma profile modulator while generating a deposition plasma within the processing chamber, exposing the substrate to the deposition plasma while depositing the polysilicon layers and the silicon oxide layers, and maintaining the processing chamber at a pressure of greater than 2 Torr to about 100 Torr while depositing the polysilicon layers and the silicon oxide layers.Type: GrantFiled: October 9, 2019Date of Patent: October 12, 2021Assignee: Applied Materials, Inc.Inventors: Zhijun Jiang, Ganesh Balasubramanian, Arkajit Roy Barman, Hidehiro Kojiri, Xinhai Han, Deenesh Padhi, Chuan Ying Wang, Yue Chen, Daemian Raj Benjamin Raj, Nikhil Sudhindrarao Jorapur, Vu Ngoc Tran Nguyen, Miguel S. Fung, Jose Angelo Olave, Thian Choi Lim
-
Patent number: 11136665Abstract: Embodiments of the invention contemplate a shadow ring that provides increased or decreased and more uniform deposition on the edge of a wafer. By removing material from the top and/or bottom surfaces of the shadow ring, increased edge deposition and bevel coverage can be realized. In one embodiment, the material on the bottom surface is reduced by providing a recessed slot on the bottom surface. By increasing the amount of material of the shadow ring, the edge deposition and bevel coverage is reduced. Another approach to adjusting the deposition at the edge of the wafer includes increasing or decreasing the inner diameter of the shadow ring. The material forming the shadow ring may also be varied to change the amount of deposition at the edge of the wafer.Type: GrantFiled: January 28, 2019Date of Patent: October 5, 2021Assignee: Applied Materials, Inc.Inventors: Dale Du Bois, Mohamad A. Ayoub, Robert Kim, Amit Kumar Bansal, Mark Fodor, Binh Nguyen, Siu F. Cheng, Hang Yu, Chiu Chan, Ganesh Balasubramanian, Deenesh Padhi, Juan Carlos Rocha
-
Publication number: 20210272800Abstract: Exemplary methods of forming a silicon-and-carbon-containing material may include flowing a silicon-and-carbon-containing precursor into a processing region of a semiconductor processing chamber. A substrate may be housed within the processing region of the semiconductor processing chamber. The methods may include forming a plasma within the processing region of the silicon-and-carbon-containing precursor. The plasma may be formed at a frequency above 15 MHz. The methods may include depositing a silicon-and-carbon-containing material on the substrate. The silicon-and-carbon-containing material as-deposited may be characterized by a dielectric constant below or about 3.0.Type: ApplicationFiled: June 16, 2020Publication date: September 2, 2021Applicant: Applied Materials, Inc.Inventors: Shaunak Mukherjee, Kang Sub Yim, Deenesh Padhi, Abhijit A. Kangude, Rahul Rajeev, Shubham Chowdhuri
-
Publication number: 20210242016Abstract: Exemplary deposition methods may include forming a plasma of a silicon-containing precursor and at least one additional precursor within a processing region of a semiconductor processing chamber. The processing region may house a semiconductor substrate on a substrate support. The methods may include depositing material on the semiconductor substrate to a target thickness. The methods may include halting delivery of the silicon-containing precursor while maintaining the plasma with the one or more precursors. The methods may include purging the processing region of the semiconductor processing chamber.Type: ApplicationFiled: February 5, 2020Publication date: August 5, 2021Applicant: Applied Materials, Inc.Inventors: Madhu Santosh Kumar Mutyala, Sanjay Kamath, Deenesh Padhi
-
Patent number: 11060189Abstract: Implementations of the present disclosure provide methods for processing substrates in a processing chamber. In one implementation, the method includes (a) depositing a dielectric layer on a first substrate at a first chamber pressure using a first high-frequency RF power, (b) depositing sequentially a dielectric layer on N substrates subsequent to the first substrate at a second chamber pressure, wherein N is an integral number of 5 to 10, and wherein depositing each substrate of N substrates comprises using a second high-frequency RF power that has a power density of about 0.21 W/cm2 to about 0.35 W/cm2 lower than that of the first high-frequency RF power, (c) performing a chamber cleaning process without the presence of a substrate, and (d) repeating (a) to (c).Type: GrantFiled: December 18, 2017Date of Patent: July 13, 2021Assignee: Applied Materials, Inc.Inventors: Michael Wenyoung Tsiang, Praket P. Jha, Deenesh Padhi
-
Publication number: 20210183678Abstract: Exemplary semiconductor processing chambers may include a pedestal comprising a platen configured to support a semiconductor substrate across a surface of the platen. The chambers may include a first conductive mesh incorporated within the platen and configured to operate as a first chucking mesh. The first conductive mesh may extend radially across the platen. The chambers may include a second conductive mesh incorporated within the platen and configured to operate as a second chucking mesh. The second conductive mesh may be characterized by an annular shape. The second conductive mesh may be disposed between the first conductive mesh and the surface of the platen.Type: ApplicationFiled: December 17, 2019Publication date: June 17, 2021Applicant: Applied Materials, Inc.Inventors: Madhu Santosh Kumar Mutyala, Sanjay Kamath, Deenesh Padhi
-
Publication number: 20210159073Abstract: Exemplary deposition methods may include forming a plasma of an oxygen-containing precursor within a processing region of a semiconductor processing chamber. The processing region may house a semiconductor substrate on a substrate support. The methods may include, while maintaining the plasma of the oxygen-containing precursor, flowing a silicon-containing precursor into the processing region of the semiconductor processing chamber at a first flow rate. The methods may include ramping the first flow rate of the silicon-containing precursor over a period of time to a second flow rate greater than the first flow rate. The methods may include depositing a silicon-containing material on the semiconductor substrate.Type: ApplicationFiled: November 27, 2019Publication date: May 27, 2021Applicant: Applied Materials, Inc.Inventors: Madhu Santosh Kumar Mutyala, Sanjay Kamath, Deenesh Padhi
-
Patent number: 11011371Abstract: Embodiments disclosed herein relate to methods for forming memory devices, and more specifically to improved methods for forming a dielectric encapsulation layer over a memory material in a memory device. In one embodiment, the method includes thermally depositing a first material over a memory material at a temperature less than the temperature of the thermal budget of the memory material, exposing the first material to nitrogen plasma to incorporate nitrogen in the first material, and repeating the thermal deposition and nitrogen plasma operations to form a hermetic, conformal dielectric encapsulation layer over the memory material. Thus, a memory device having a hermetic, conformal dielectric encapsulation layer over the memory material is formed.Type: GrantFiled: November 16, 2017Date of Patent: May 18, 2021Assignee: Applied Materials, Inc.Inventors: Milind Gadre, Shaunak Mukherjee, Praket P. Jha, Deenesh Padhi, Ziqing Duan, Abhijit B. Mallick
-
Publication number: 20210134592Abstract: Exemplary deposition methods may include delivering a silicon-containing precursor and a carrier precursor to a processing region of a semiconductor processing chamber. The methods may include forming a plasma of the silicon-containing precursor and the carrier precursor within the processing region of the semiconductor processing chamber. The methods may include depositing a first amount of a silicon-containing material on a substrate disposed within the processing region of the semiconductor processing chamber. The depositing may occur at a first chamber pressure. The methods may include adjusting the first chamber pressure to a second chamber pressure less than the first chamber pressure. The methods may include depositing a second amount of the silicon-containing material on the first amount of the silicon-containing material.Type: ApplicationFiled: October 27, 2020Publication date: May 6, 2021Applicant: Applied Materials, inc.Inventors: Madhu Santosh Kumar Mutyala, Sanjay Kamath, Deenesh Padhi
-
Publication number: 20210082732Abstract: Exemplary deposition methods may include electrostatically chucking a semiconductor substrate at a first voltage within a processing region of a semiconductor processing chamber. The methods may include performing a deposition process. The deposition process may include forming a plasma within the processing region of the semiconductor processing chamber. The methods may include halting formation of the plasma within the semiconductor processing chamber. The methods may include, simultaneously with the halting, increasing the first voltage of electrostatic chucking to a second voltage. The methods may include purging the processing region of the semiconductor processing chamber.Type: ApplicationFiled: September 8, 2020Publication date: March 18, 2021Applicant: Applied Materials, Inc.Inventors: Madhu Santosh Kumar Mutyala, Sanjay Kamath, Deenesh Padhi