Patents by Inventor Douglas F. Pastorello
Douglas F. Pastorello has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11888493Abstract: A clock product includes a time-to-digital converter responsive to an input clock signal, a reference clock signal, and a time-to-digital converter calibration signal. The time-to-digital converter includes a coarse time-to-digital converter and a fine time-to digital converter. The clock product includes a calibration circuit including a phase-locked loop. The calibration circuit is configured to generate the time-to-digital converter calibration signal. The clock product includes a controller configured to execute instructions that cause the phase-locked loop to generate an error signal for each possible value of a fine time code of a digital time code generated by the time-to-digital converter and to average the error signal over multiple clock cycles to generate an average error signal.Type: GrantFiled: December 16, 2022Date of Patent: January 30, 2024Assignee: Skyworks Solutions, Inc.Inventors: Timothy Adam Monk, Douglas F. Pastorello, Krishnan Balakrishnan, Raghunandan Kolar Ranganathan
-
Publication number: 20230231567Abstract: A clock product includes a time-to-digital converter responsive to an input clock signal, a reference clock signal, and a time-to-digital converter calibration signal. The time-to-digital converter includes a coarse time-to-digital converter and a fine time-to digital converter. The clock product includes a calibration circuit including a phase-locked loop. The calibration circuit is configured to generate the time-to-digital converter calibration signal. The clock product includes a controller configured to execute instructions that cause the phase-locked loop to generate an error signal for each possible value of a fine time code of a digital time code generated by the time-to-digital converter and to average the error signal over multiple clock cycles to generate an average error signal.Type: ApplicationFiled: December 16, 2022Publication date: July 20, 2023Inventors: Timothy Adam Monk, Douglas F. Pastorello, Krishnan Balakrishnan, Raghunandan Kolar Ranganathan
-
Patent number: 11563441Abstract: A clock product includes a time-to-digital converter responsive to an input clock signal, a reference clock signal, and a time-to-digital converter calibration signal. The time-to-digital converter includes a coarse time-to-digital converter and a fine time-to digital converter. The clock product includes a calibration circuit including a phase-locked loop. The calibration circuit is configured to generate the time-to-digital converter calibration signal. The clock product includes a controller configured to execute instructions that cause the phase-locked loop to generate an error signal for each possible value of a fine time code of a digital time code generated by the time-to-digital converter and to average the error signal over multiple clock cycles to generate an average error signal.Type: GrantFiled: March 21, 2022Date of Patent: January 24, 2023Assignee: Skyworks Solutions, Inc.Inventors: Timothy Adam Monk, Douglas F. Pastorello, Krishnan Balakrishnan, Raghunandan Kolar Ranganathan
-
Publication number: 20220321137Abstract: A clock product includes a time-to-digital converter responsive to an input clock signal, a reference clock signal, and a time-to-digital converter calibration signal. The time-to-digital converter includes a coarse time-to-digital converter and a fine time-to digital converter. The clock product includes a calibration circuit including a phase-locked loop. The calibration circuit is configured to generate the time-to-digital converter calibration signal. The clock product includes a controller configured to execute instructions that cause the phase-locked loop to generate an error signal for each possible value of a fine time code of a digital time code generated by the time-to-digital converter and to average the error signal over multiple clock cycles to generate an average error signal.Type: ApplicationFiled: March 21, 2022Publication date: October 6, 2022Inventors: Timothy Adam Monk, Douglas F. Pastorello, Krishnan Balakrishnan, Raghunandan Kolar Ranganathan
-
Patent number: 11283459Abstract: In at least one embodiment, a method includes generating a digital time code corresponding to an input clock signal using a time-to-digital converter responsive to a reference clock signal and a time-to-digital converter calibration signal. The method includes generating the time-to-digital converter calibration signal based on the digital time code. Generating the time-to-digital converter calibration signal includes generating a digital error signal based on the digital time code and an estimated digital time code, and adapting the time-to-digital converter calibration signal based on the digital error signal.Type: GrantFiled: March 30, 2021Date of Patent: March 22, 2022Assignee: Skyworks Solutions, Inc.Inventors: Timothy Adam Monk, Douglas F. Pastorello, Krishnan Balakrishnan, Raghunandan Kolar Ranganathan
-
Patent number: 10833682Abstract: A clock generator includes an interpolative divider including a phase interpolator and a multi-modulus divider. The interpolative divider is configured to generate an output clock signal based on a clock signal, a control code, and a phase interpolator calibration signal. The clock generator includes a calibration circuit configured to generate the phase interpolator calibration signal based on the clock signal, the output clock signal and a phase interpolator code. The calibration circuit includes a phase-locked loop configured to generate a digital phase error signal based on a reference timestamp signal and a timestamp signal based on the clock signal and the output clock signal. The calibration circuit includes an adaptive loop configured to generate the phase interpolator calibration signal based on the digital phase error signal.Type: GrantFiled: September 25, 2019Date of Patent: November 10, 2020Assignee: Silicon Laboratories Inc.Inventors: Timothy A. Monk, Douglas F. Pastorello
-
Patent number: 10819353Abstract: A spur target frequency is periodically determined to cancel a spur using a spur cancellation circuit in a first phase-locked loop (PLL) in a system with at least a second PLL that is in lock with the first PLL. The spur target frequency is periodically determined utilizing divide ratios of the first PLL and the second PLL to determine the updated spur target frequency. As one or more of the divide ratios change, the spur frequency changes and the spur target frequency is updated to reflect the change.Type: GrantFiled: October 4, 2019Date of Patent: October 27, 2020Assignee: Silicon Laboratories Inc.Inventors: Timothy A. Monk, Douglas F. Pastorello
-
Patent number: 10511312Abstract: A chip having output synchronization includes a phase detector for receiving an external reference clock signal, an input delay path coupled to an output of the phase detector and having an output for providing an internal reference clock signal, an output delay path coupled to the output of the input delay path and having an output coupled to a feedback input of the phase detector, a phase adjustment circuit having a first input coupled to the output of the input delay path, a second input for receiving a local clock signal, and an output coupled to the control input of the input delay path, and a synchronization capture circuit having a first input coupled to the output of said input delay path, a second input for receiving the local clock signal, a third input for receiving a synchronization signal, and an output for providing a synchronization trigger signal.Type: GrantFiled: June 28, 2019Date of Patent: December 17, 2019Assignee: Silicon Laboratories Inc.Inventors: Douglas F. Pastorello, Timothy Monk, Ping Lu, Michael Lu
-
Patent number: 9588497Abstract: A feedback loop includes an oscillator-based analog-to-digital converter configured to convert an analog signal to a first digital value and a second digital value. The oscillator-based analog-to-digital converter includes a first oscillator having a first oscillation frequency configured to generate a first digital value based on a first signal component of the analog signal. The oscillator-based analog-to-digital converter includes a second oscillator having a second oscillation frequency configured to generate a second digital value based on a second signal component of the analog signal. The first and second signal components are complementary signal components. The feedback loop includes a combiner configured to generate a digital value based on the first digital value, the second digital value, and an offset code. The offset code has a value that increases a difference between the first oscillation frequency and the second oscillation frequency.Type: GrantFiled: July 27, 2016Date of Patent: March 7, 2017Assignee: Silicon Laboratories Inc.Inventors: Timothy A. Monk, Rajesh Thirugnanam, Douglas F. Pastorello
-
Publication number: 20140118172Abstract: A technique includes selectively enabling a first sequence of unit elements of a plurality of unit elements of a digital-to-analog converter to convert a digital code to a plurality of analog signals in response to a plurality of control signals. Individual control signals of the plurality of control signals and individual analog signals of the plurality of analog signals correspond to respective unit elements of the plurality of unit elements. The technique includes generating the plurality of control signals based on the digital code, a random digital code having a number of bits based on a feedback signal, and an indicator of a second sequence of unit elements of the plurality of unit elements enabled in response to a prior digital code.Type: ApplicationFiled: October 31, 2012Publication date: May 1, 2014Applicant: Silicon Laboratories Inc.Inventors: Xue-Mei Gong, Douglas F. Pastorello
-
Patent number: 8041975Abstract: The present invention comprises a microcontroller unit including a processor for generating a power down signal. Control logic generates a hold signal responsive to the power down signal. A voltage regulator provides a regulated voltage responsive to an input voltage and powers down responsive to the power down signal. At least one digital device powered by the regulated voltage enters a powered down mode responsive to the voltage regulator entering the powered down state. The at least one digital device provides at least one digital output signal that is provided to an input/output cell. The input/output cell also is connected to receive a hold signal. The input/output cell maintains a last state of the digital output signal responsive to the hold signal when the at least one digital device enters the powered down state.Type: GrantFiled: May 13, 2008Date of Patent: October 18, 2011Assignee: Silicon Laboratories Inc.Inventors: Biranchinath Sahu, Douglas F. Pastorello, Golam R. Chowdhury
-
Patent number: 8020010Abstract: A memory power controller comprises a clock generation circuitry for generating a first clock signal and a second clock signal responsive to a source clock and a determination that the source clock has a period greater than a predetermined value. The first clock is generated responsive to a determination that the source clock has a period greater than the predetermined value and the second clock is generated responsive to the determination that the source clock has a period less than the predetermined value. Memory time-out circuitry generates a memory enable/disable signal to control operation of an associated memory responsive to the clock signal and the determination that the source clock has a period greater than the predetermined value. The memory time-out circuitry further synchronizes the memory enable/disable signal with the source clock.Type: GrantFiled: June 24, 2008Date of Patent: September 13, 2011Assignee: Silicon Laboratories Inc.Inventors: Douglas F. Pastorello, Patrick De Bakker, Louis J. Nervegna
-
Patent number: 8010819Abstract: A microcontroller unit includes a processor for generating a first control signal to start a comatose mode of operation for the microcontroller unit. Control logic responsive to the first control signal generates an enable signal at a first level and the control logic is further responsive to a second control signal for generating the enable signal at a second level. A voltage regulator generates regulated voltage from an input voltage. The voltage regulator shuts down to provide a zero volt regulated voltage responsive to the enable signal at the first level and powers up to provide a regulated voltage at an operating level responsive to the enable signal at the second level.Type: GrantFiled: October 21, 2008Date of Patent: August 30, 2011Assignee: Silicon LaboratoriesInventors: Douglas F. Pastorello, Douglas Holberg, William Gene Durbin, Biranchinath Sahu, Golam R. Chowdhury
-
Publication number: 20090319814Abstract: A memory power controller comprises a clock generation circuitry for generating a first clock signal and a second clock signal responsive to a source clock and a determination that the source clock has a period greater than a predetermined value. The first clock is generated responsive to a determination that the source clock has a period greater than the predetermined value and the second clock is generated responsive to the determination that the source clock has a period less than the predetermined value. Memory time-out circuitry generates a memory enable/disable signal to control operation of an associated memory responsive to the clock signal and the determination that the source clock has a period greater than the predetermined value. The memory time-out circuitry further synchronizes the memory enable/disable signal with the source clock.Type: ApplicationFiled: June 24, 2008Publication date: December 24, 2009Applicant: SILICON LABORATORIES INC.Inventors: DOUGLAS F. PASTORELLO, PATRICK DE BAKKER, LOUIS J. NERVEGNA
-
Publication number: 20090187773Abstract: A microcontroller unit includes a processor for generating a first control signal to start a comatose mode of operation for the microcontroller unit. Control logic responsive to the first control signal generates an enable signal at a first level and the control logic is further responsive to a second control signal for generating the enable signal at a second level. A voltage regulator generates regulated voltage from an input voltage. The voltage regulator shuts down to provide a zero volt regulated voltage responsive to the enable signal at the first level and powers up to provide a regulated voltage at an operating level responsive to the enable signal at the second level.Type: ApplicationFiled: October 21, 2008Publication date: July 23, 2009Applicant: SILICON LABORATORIES INC.Inventors: DOUGLAS F. PASTORELLO, DOUGLAS HOLBERG, WILLIAM GENE DURBIN, BIRANCHINATH SAHU, GOLAM R. CHOWDHURY
-
Patent number: 7562275Abstract: A technique for increasing functionality of terminals of an integrated circuit without increasing the number of terminals of the integrated circuit utilizes at least one tri-level terminal and converter circuit that provides a logic level indicative of a test mode of the integrated circuit in response to a corresponding input level. The technique substantially reduces or eliminates false detections of the test mode and substantially reduces or eliminates falsely enabling other (e.g., functional) mode(s) of the integrated circuit.Type: GrantFiled: September 14, 2006Date of Patent: July 14, 2009Assignee: Silicon Laboratories Inc.Inventors: Richard Juhn, Douglas F. Pastorello
-
Patent number: 7551009Abstract: A method for dividing a signal having a first frequency by a divide ratio includes selecting, based on the divide ratio, a first pulse width of at least one signal having a second frequency and being generated by at least a corresponding one of a plurality of pulse-width control circuits responsive to at least one signal having a second pulse width. The method includes selecting at least one of the plurality of pulse-width control circuits to be powered-on to generate the at least one signal. The at least one of the plurality of pulse-width control circuits includes a first pulse-width control circuit to generate a first signal having the first pulse-width, second frequency, and first phase. The first signal corresponds to a select circuit output signal having a first phase. The method includes selecting at least one other of the plurality of pulse-width control circuits to be powered-off.Type: GrantFiled: February 28, 2007Date of Patent: June 23, 2009Assignee: Silicon Laboratories Inc.Inventors: Akhil K. Garlapati, Lizhong Sun, Douglas F. Pastorello
-
Patent number: 7441131Abstract: A microcontroller unit includes a processor for generating a first control signal to start a comatose mode of operation for the microcontroller unit. Control logic responsive to the first control signal generates an enable signal at a first level and the control logic is further responsive to a second control signal for generating the enable signal at a second level. A voltage regulator generates regulated voltage from an input voltage. The voltage regulator shuts down to provide a zero volt regulated voltage responsive to the enable signal at the first level and powers up to provide a regulated voltage at an operating level responsive to the enable signal at the second level.Type: GrantFiled: September 30, 2005Date of Patent: October 21, 2008Assignee: Silicon Laboratories Inc.Inventors: Douglas F. Pastorello, Douglas Holberg, William Gene Durbin, Biranchinath Sahu, Golam R. Chowdhury
-
Publication number: 20080246526Abstract: The present invention comprises a microcontroller unit including a processor for generating a power down signal. Control logic generates a hold signal responsive to the power down signal. A voltage regulator provides a regulated voltage responsive to an input voltage and powers down responsive to the power down signal. At least one digital device powered by the regulated voltage enters a powered down mode responsive to the voltage regulator entering the powered down state. The at least one digital device provides at least one digital output signal that is provided to an input/output cell. The input/output cell also is connected to receive a hold signal. The input/output cell maintains a last state of the digital output signal responsive to the hold signal when the at least one digital device enters the powered down state.Type: ApplicationFiled: May 13, 2008Publication date: October 9, 2008Applicant: SILICON LABORATORIES INC.Inventors: BIRANCHINATH SAHU, DOUGLAS F. PASTORELLO, GOLAM R. CHOWDHURY
-
Publication number: 20080204088Abstract: A method for dividing a signal having a first frequency by a divide ratio includes selecting, based on the divide ratio, a first pulse width of at least one signal having a second frequency and being generated by at least a corresponding one of a plurality of pulse-width control circuits responsive to at least one signal having a second pulse width. The method includes selecting at least one of the plurality of pulse-width control circuits to be powered-on to generate the at least one signal. The at least one of the plurality of pulse-width control circuits includes a first pulse-width control circuit to generate a first signal having the first pulse-width, second frequency, and first phase. The first signal corresponds to a select circuit output signal having a first phase. The method includes selecting at least one other of the plurality of pulse-width control circuits to be powered-off.Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Inventors: Akhil K. Garlapati, Lizhong Sun, Douglas F. Pastorello