Patents by Inventor Erich F Haratsch
Erich F Haratsch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10298264Abstract: Systems and method relating generally to solid state memory, and more particularly to systems and methods for generated data from a solid state memory. A data processing system includes a solid state memory device, a soft data generation circuit operable to receive multiple instances of an element of a read data set accessed from the solid state memory device, and access a scramble compensating extended look up table using the multiple instances of the element to receive corresponding soft data, and a data decoder circuit operable to yield a decoded output from the soft data.Type: GrantFiled: April 9, 2018Date of Patent: May 21, 2019Assignee: SEAGATE TECHNOLOGY LLCInventors: Zhengang Chen, Yunxiang Wu, Erich F. Haratsch
-
Patent number: 10298263Abstract: A data processing system includes a likelihood input operable to receive encoded data, a decoder operable to apply a decoding algorithm to likelihood values for the received encoded data and to yield a decoded output, and a decoder input initialization circuit operable to generate new decoder input values based in part on the likelihood values for the received encoded data after the likelihood values for the received encoded data have failed to converge in the decoder.Type: GrantFiled: March 18, 2014Date of Patent: May 21, 2019Assignee: SEAGATE TECHNOLOGY LLCInventors: Sundararajan Sankaranarayanan, AbdelHakim S. Alhussien, Erich F. Haratsch, Earl Cohen
-
Patent number: 10290358Abstract: Read threshold voltage tracking techniques are provided for multiple dependent read threshold voltages using syndrome weights.Type: GrantFiled: June 30, 2017Date of Patent: May 14, 2019Assignee: Seagate Technology LLCInventors: AbdelHakim S. Alhussien, Sundararajan Sankaranarayanan, Erich F. Haratsch
-
Publication number: 20190130967Abstract: Adaptive read reference voltage tracking techniques are provided that employ charge leakage mitigation. An exemplary device for use with multi-level memory cells, comprises a controller configured to: after a predefined time interval that approximates a settling time after a programming of the multi-level memory cells until a charge leakage of one or more of the multi-level memory cells has settled, determine a plurality of read reference voltages for the multi-level memory cells using a post-programming adaptive tracking algorithm; and employ the plurality of read reference voltages to read data from the multi-level memory cells. The reference voltage offsets are optionally determined based on a shift in the read reference voltages after the predefined time interval since the programming of the multi-level memory cells.Type: ApplicationFiled: October 31, 2017Publication date: May 2, 2019Applicant: Seagate Technology LLCInventors: Ludovic Danjean, Sundararajan Sankaranarayanan, Erich F. Haratsch
-
Publication number: 20190130966Abstract: Adaptive read reference voltage tracking techniques are provided that employ charge leakage mitigation. An exemplary device comprises a controller configured to: determine at least one reference voltage offset for a plurality of read reference voltages, wherein the at least one reference voltage offset is determined based on a shift in one or more of the read reference voltages over time; shift the plurality of read reference voltages using the at least one reference voltage offset; and employ the plurality of read reference voltages shifted by the at least one reference voltage offset to read data from the multi-level memory cells. The shifting step is optionally performed after a predefined time interval that approximates a settling time after a programming of the multi-level memory cells until a charge leakage of the multi-level memory cells has settled.Type: ApplicationFiled: October 31, 2017Publication date: May 2, 2019Applicant: Seagate Technology LLCInventors: Ludovic Danjean, Sundararajan Sankaranarayanan, Erich F. Haratsch
-
Patent number: 10276247Abstract: Methods and apparatus are provided for read retry operations that estimate written data based on syndrome weights. One method comprises reading a codeword from a memory multiple times using multiple read reference voltages; obtaining a syndrome weight for each of the readings of the codeword; identifying a given reading of the codeword having a substantially minimum syndrome weight; and estimating a written value of the codeword based on the given reading. Two cell voltage probability distributions of cell voltages are optionally calculated for each possible cell state of the memory, based on the estimated written value and plurality of readings of the codeword. The cell voltage probability distributions are used to (i) dynamically select log likelihood ratio values for a failing page, (ii) determine a read reference voltage that gives a desired log likelihood ratio value, or (iii) dynamically select log likelihood ratio values for the page populations associated with the distributions.Type: GrantFiled: July 8, 2016Date of Patent: April 30, 2019Assignee: Seagate Technology LLCInventors: AbdelHakim S. Alhussien, Sundararajan Sankaranarayanan, Thuy Van Nguyen, Ludovic Danjean, Erich F. Haratsch
-
Patent number: 10276233Abstract: Adaptive read reference voltage tracking techniques are provided that employ charge leakage mitigation. An exemplary device comprises a controller configured to: determine at least one reference voltage offset for a plurality of read reference voltages, wherein the at least one reference voltage offset is determined based on a shift in one or more of the read reference voltages over time; shift the plurality of read reference voltages using the at least one reference voltage offset; and employ the plurality of read reference voltages shifted by the at least one reference voltage offset to read data from the multi-level memory cells. The shifting step is optionally performed after a predefined time interval that approximates a settling time after a programming of the multi-level memory cells until a charge leakage of the multi-level memory cells has settled.Type: GrantFiled: October 31, 2017Date of Patent: April 30, 2019Assignee: Seagate Technology LLCInventors: Ludovic Danjean, Sundararajan Sankaranarayanan, Erich F. Haratsch
-
Publication number: 20190122726Abstract: Techniques are provided for adaptive read threshold voltage tracking with gap estimation between default read threshold voltages. A read threshold voltage for a memory is adjusted by estimating a gap between two adjacent default read threshold voltages using binary data from the memory, wherein the gap is estimated using statistical characteristics of at least one of two adjacent memory levels of the memory; computing an adjusted read threshold voltage associated with the two adjacent memory levels by using the statistical characteristics of the two adjacent memory levels and the gap; and updating the read threshold voltage with the adjusted read threshold voltage. Pages of the memory are optionally read at multiple read threshold offset locations to obtain disparity statistics, which can be used to estimate mean and/or standard deviation values for a given memory level. The gap is optionally estimated using the mean and/or standard deviation values.Type: ApplicationFiled: December 12, 2018Publication date: April 25, 2019Applicant: Seagate Technology LLCInventors: Sundararajan Sankaranarayanan, Erich F. Haratsch
-
Patent number: 10263640Abstract: Method and apparatus for decoding data. In some embodiments, an LDPC decoder has a variable node circuit (VNC) with a plurality of variable nodes configured to store bit reliability values of m-bit code bits. A check node circuit (CNC) has a plurality of check nodes configured to perform parity check operations upon n-bit messages from the VNC. Each n-bit message is formed from a combination of the bit reliability values and stored messages from the check nodes. A pre-saturation compensation circuit is configured to maintain a magnitude of each n-bit message received by the CNC below a saturation limit comprising the maximum value that can be expressed using p bits, with p less than n and each of the n-bit messages received by the CNC having a different magnitude. The pre-saturation compensation circuit may apply different scaling and/or bias factors to the n-bit messages over different decoding iterations.Type: GrantFiled: April 4, 2017Date of Patent: April 16, 2019Assignee: Seagate Technology LLCInventors: Ivana Djurdjevic, Ara Patapoutian, Zheng Wang, AbdelHakim Alhussien, Sundararajan Sankaranarayanan, Ludovic Danjean, Erich F. Haratsch
-
Adaptive read threshold voltage tracking with gap estimation between default read threshold voltages
Patent number: 10192614Abstract: Methods and apparatus are provided for adaptive read threshold voltage tracking with gap estimation between default read threshold voltages. A read threshold voltage for a memory is adjusted by estimating a gap between two adjacent default read threshold voltages; determining statistical characteristics of two adjacent memory levels based at least in part on a type of statistical distribution of the memory levels, a distribution of data values read from one or more cells using a plurality of read threshold voltages and the gap; computing an adjusted read threshold voltage associated with the two adjacent memory levels by using the statistical characteristics of the two adjacent memory levels; and updating the read threshold voltage with the adjusted read threshold voltage. The adjustment is optionally performed responsive to one or more read errors.Type: GrantFiled: December 8, 2015Date of Patent: January 29, 2019Assignee: Seagate Technology LLCInventors: Sundararajan Sankaranarayanan, Erich F. Haratsch -
Patent number: 10180868Abstract: Adaptive read threshold voltage tracking techniques are provided that employ bit error rate estimation based on a non-linear syndrome weight mapping. An exemplary device comprises a controller configured to determine a bit error rate for at least one of a plurality of read threshold voltages in a memory using a non-linear mapping of a syndrome weight to the bit error rate for the at least one of the plurality of read threshold voltages.Type: GrantFiled: June 30, 2017Date of Patent: January 15, 2019Assignee: Seagate Technology LLCInventors: AbdelHakim S. Alhussien, Sundararajan Sankaranarayanan, Erich F. Haratsch
-
Patent number: 10177787Abstract: An apparatus having an interface and a control circuit is disclosed. The interface may be configured to process a plurality of read/write operations to/from a memory. The control circuit may be configured to (i) access information that characterizes a plurality of trapping sets of a low-density parity check code in response to receiving data, (ii) encode the data using the low-density parity check code to generate a codeword and (iii) write the codeword in the memory. The generation of the codeword may include at least one of a shortening and a puncturing of a plurality of bits in the codeword. The plurality of bits may be selected based on the information that characterizes the plurality of trapping sets. The bits selected generally reduce a probability that an error correction of the codeword after the codeword is read from the memory fails due to the plurality of trapping sets.Type: GrantFiled: September 17, 2015Date of Patent: January 8, 2019Assignee: SEAGATE TECHNOLOGY LLCInventors: Ludovic Danjean, Sundararajan Sankaranarayanan, Ivana Djurdjevic, AbdelHakim Alhussien, Erich F. Haratsch
-
Patent number: 10164657Abstract: Systems and method relating generally to data processing, and more particularly to systems and methods for scaling messages in a data decoding circuit. In one embodiment, the systems and methods include applying a variable node algorithm, applying a check node algorithm, calculating a first number of errors, calculating a second number of errors, calculating a difference between the first and second number of errors, multiplying by scalar values to yield a scaled set of messages, and re-applying the variable node algorithm to the scaled set of messages.Type: GrantFiled: June 28, 2016Date of Patent: December 25, 2018Assignee: SEAGATE TECHNOLOGY LLCInventors: Yu Cai, Yunxiang Wu, Erich F. Haratsch, Ning Chen
-
Patent number: 10157096Abstract: An apparatus comprises a memory and a controller. The memory generally comprises a plurality of memory modules. The controller may be configured to process a plurality of read/write operations, classify data pages from multiple blocks of the memory as hot-read data or non hot-read data, and aggregate the hot-read data by selecting one or more of the hot-read data pages from multiple memory blocks and mapping the selected hot-read data pages to dedicated hot-read data blocks using a strong type of error correcting code during one or more of a garbage collection state, a data recycling state, or an idle state. The aggregation of the hot-read data pages and use of the strong type of error correcting code reduces read latency of the hot-read data pages, reduces a frequency of data recycling of the hot-read data pages, and reduces an impact of read disturbs on endurance of the memory.Type: GrantFiled: September 11, 2017Date of Patent: December 18, 2018Assignee: SEAGATE TECHNOLOGY LLCInventors: Yu Cai, Yunxiang Wu, Erich F. Haratsch
-
Patent number: 10153782Abstract: A method of characterizing a distribution of a maximum number of errors that first cause uncorrectable error correction code failure for hard low density parity check codes includes selecting a low density parity check code, generating encoded data with the low density parity check code and writing the encoded data to a number of memory blocks, reading the encoded data from the number of memory blocks and determining any pages having a first uncorrectable error correction code failure, determining a number of raw bit errors for each page having a first uncorrectable error correction code failure, incrementing an error count value corresponding to each of the numbers of raw bit errors determined, and repeating the generating, reading, determining, and incrementing steps for a predetermined range of values of a predetermined reliability statistic of the memory blocks.Type: GrantFiled: June 30, 2016Date of Patent: December 11, 2018Assignee: SEAGATE TECHNOLOGY LLCInventors: Yu Cai, Yunxiang Wu, Erich F. Haratsch
-
Patent number: 10153052Abstract: An apparatus comprises a memory and a controller. The memory configured to store data. The memory may comprise a write buffer and a plurality of memory dies. Each memory die may have a size less than a total size of the memory and include a plurality of cells. The memory may perform a program operation to write to and verify one or more of the plurality of cells in response to receiving a program command. The controller may be configured to issue the program command to program the plurality of memory dies and to issue the polling status command after issuing the program command to obtain a number of the cells that failed to be verified during the program operation. In response to the polling status command received from the controller, the memory reports a count of a number of bit-lines not having an inhibited state in the write buffer.Type: GrantFiled: February 6, 2018Date of Patent: December 11, 2018Assignee: SEAGATE TECHNOLOGY LLCInventors: Yu Cai, Yunxiang Wu, Erich F. Haratsch
-
Publication number: 20180329642Abstract: Data compression techniques are provided that remove redundancy across the boundary of compression search engines. An illustrative method comprises splitting the data frame into a plurality of sub-chunks; comparing at least two of the plurality of sub-chunks to one another to remove at least one sub-chunk from the plurality of sub-chunks that substantially matches at least one other sub-chunk to generate a remaining plurality of sub-chunks; generating matching sub-chunk information for data reconstruction identifying the at least one removed sub-chunk and the corresponding substantially matched at least one other sub-chunk; grouping the remaining plurality of sub-chunks into sub-units; removing substantially repeated patterns within the sub-units to generate corresponding compressed sub-units; and combining the compressed sub-units with the matching sub-chunk information to generate a compressed data frame.Type: ApplicationFiled: May 12, 2017Publication date: November 15, 2018Applicant: Seagate Technology LLCInventors: Hongmei Xie, AbdelHakim S. Alhussien, Alex Ga Hing Tang, Sundararajan Sankaranarayanan, Erich F. Haratsch
-
Publication number: 20180287635Abstract: Method and apparatus for decoding data. In some embodiments, an LDPC decoder has a variable node circuit (VNC) with a plurality of variable nodes configured to store bit reliability values of m-bit code bits. A check node circuit (CNC) has a plurality of check nodes configured to perform parity check operations upon n-bit messages from the VNC. Each n-bit message is formed from a combination of the bit reliability values and stored messages from the check nodes. A pre-saturation compensation circuit is configured to maintain a magnitude of each n-bit message received by the CNC below a saturation limit comprising the maximum value that can be expressed using p bits, with p less than n and each of the n-bit messages received by the CNC having a different magnitude. The pre-saturation compensation circuit may apply different scaling and/or bias factors to the n-bit messages over different decoding iterations.Type: ApplicationFiled: April 4, 2017Publication date: October 4, 2018Inventors: Ivana Djurdjevic, Ara Patapoutian, Zheng Wang, AbdelHakim Alhussien, Sundararajan Sankaranarayanan, Ludovic Danjean, Erich F. Haratsch
-
Patent number: 10073734Abstract: An apparatus comprising a memory and a controller. The memory may be configured to store data. The controller may process a plurality of input/output requests to read/write to/from the memory. The controller may generate read data by performing a hard-decision decode on a codeword received from the memory. If the hard-decision decode fails, the controller may enter an error-recovery process comprising a plurality of recovery procedures. At least one of the recovery procedures may apply an inter-cell interference cancellation technique. The error-recovery process may (a) determine parameters for a soft-decision decode by performing one of the recovery procedures on the codeword, (b) execute the soft-decision decode using the parameters from the recovery procedure performed to generate the read data and (c) if the soft-decision decode fails, repeat (a) and (b) using a next one of the recovery procedures.Type: GrantFiled: April 28, 2015Date of Patent: September 11, 2018Assignee: SEAGATE TECHNOLOGY LLCInventors: Erich F. Haratsch, Jeremy Werner, Zhengang Chen, Earl T. Cohen, Yunxiang Wu, Ning Chen
-
Publication number: 20180226991Abstract: Systems and method relating generally to solid state memory, and more particularly to systems and methods for generated data from a solid state memory. A data processing system includes a solid state memory device, a soft data generation circuit operable to receive multiple instances of an element of a read data set accessed from the solid state memory device, and access a scramble compensating extended look up table using the multiple instances of the element to receive corresponding soft data, and a data decoder circuit operable to yield a decoded output from the soft data.Type: ApplicationFiled: April 9, 2018Publication date: August 9, 2018Applicant: SEAGATE TECHNOLOGY LLCInventors: Zhengang Chen, Yunxiang Wu, Erich F. Haratsch