Abstract: A computer chip including a plurality of routers, each of the plurality of the routers connected to the adjacent routers in the directions of an X axis and a Y axis; and a plurality of intellectual properties, each of the plurality of the intellectual properties connected to only one of the plurality of the routers.

Abstract: A network on chip system employing an advanced extensible interface protocol is provided. The network on chip system employing the advanced extensible interface protocol includes a plurality of intellectual properties (IPs) which are installed in a chip and read and write data; a router which is connected to the plurality of IPs and transmits data; and a plurality of network interfaces (NIs), each NI corresponding to a respective one of the plurality of IPs and installed between the respective IP and the router, wherein each NI is configured to process data transmitted between the respective IP and the router and to divide data provided from the respective IP into at least one packet.

Abstract: A method of modulating data, which is represented by two data types of ‘high’ and ‘low’, and demodulating the modulated data, is disclosed. In a method of data modulation and demodulation for a communication system which has a transmitting end modulating a data and a receiving end demodulating the transmitted data from the transmitting end, the data is represented by two types including ‘high’ and ‘low’, and the receiving end receives at least one data which consists of at least one code-word spread by a unique orthogonal code. The receiving end adds up the received data in the unit of code-word, and subtracts the length of the orthogonal code from a value which is obtained by doubling the sum of the code-word, when the code-word of the orthogonal code is ‘0’. The receiving end then averages the result after the subtraction in the unit of orthogonal code length and e-tracts the result, and therefore obtains the data from the transmitting end.

Abstract: A Network-on-Chip (NoC) system employing an Advanced extensible Interface (AXI) protocol is provided. The NoC includes an NoC router which classifies data transmitted from a plurality of AXI Intellectual Properties (IPs) according to a destination AXI IP, and a network interface (NI) which processes data from the NoC router and provides the processed data to the destination IP. One of the NoC router and the NI includes a plurality of buffers which store data provided from each of the AXI IPs and classified according to each of the AXI IPs, and an interleaving manager which selects buffers, from which data is retrieved, among the plurality of buffers according to an interleaving acceptance capability which is a number of interleaving data that can be accepted by the destination AXI IP.

Abstract: A switching device of NoC (Networks on Chip) system and a scheduling method thereof. The switching device has a switching part having a plurality of input ports and a plurality of output ports, and a scheduler for setting a transmission route between the input ports and the output ports, determining the length of code based on the number of input ports having the data among the plurality of input ports, and assigning a predetermined code of the determined code length to the input port and the output port corresponding to the set transmission route. Because the code length is adjustably varied according to the number of transmission packets, switch performance improves.

Abstract: System-on-a-chip using a CDMA bus and data transmission method therefor. The system-on-a-chip has plural IP-cores dividing into at least one group according to a predetermined reference; and at least one arbiter connected to the IP-cores belonging to the at least one group, receiving a unique ID of a reception-side IP-core receiving data from a transmission-side IP-core sending the data, and sending the transmission-side IP-core a code word assigned to the reception-side IP-core corresponding to the received unique ID, thereby reducing the length of the code word assigned to the IP-cores.

Abstract: An apparatus and a method for setting a routing path in System-on-a-Chip (SoC) having an n×n net topology-based structure comprising a plurality of intellectual properties (IPs), each with a unique address, and a plurality of switches forming one-to-one correspondence to the IPs, to transmit and receive data between the IPs by using at least one of the switches. Accordingly, an orthogonal code having orthogonality is assigned according to the direction of transmission of each data (that is, output port). Then, an output port where the data is transmitted is determined, and the data is spread based on an orthogonal code assigned to the output ports of the at least one of the switches.

Abstract: A method of establishing a path between routers in a system-on-chip (SoC) of n×n mesh topology structure having a plurality of intellectual properties (IPs) each with a unique address and routers corresponding to each of the IPs respectively, including: receiving a routing packet including a hop counter, and updating address information and information of a stored routing table; establishing a path to at least one neighboring router using the updated routing table upon a request to establish the path; and delivering data by using the established path.