Patents by Inventor Fan Yi
Fan Yi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9543006Abstract: A non-volatile memory cell and a non-volatile memory device are provided. The non-volatile memory cell includes a latch structure, a first read/write circuit, a first memristor, a second read/write circuit and a second memristor. The first read/write circuit controls a writing operation of the first memristor. The second read/write circuit controls a writing operation of the second memristor. When a restore operation is performed, the data in the latch structure is restored by using the resistance difference between the first memristor and the second memristor. The non-volatile device of the invention combines the advantages of fast memory unit and non-volatile memory, and it may work at a high speed and retain data when powered off.Type: GrantFiled: October 6, 2015Date of Patent: January 10, 2017Assignees: Ningbo Advanced Memory Technology Corporation, Being Advanced Memory Taiwan LimitedInventors: Jui-Jen Wu, Jia-Hwang Chang, Sheng-Tsai Huang, Fan-Yi Jien
-
Publication number: 20160377884Abstract: Contact lenses incorporating an array of non-coaxial lenslets with add power that create non-coaxial myopic defocus within the optic zone of the lens may be utilized to prevent and/or slow myopia progression. The positive, non-coaxial lenslets cover about twenty to eighty percent of the central pupil area to deliver positive foci of light in front of the retina to slow the rate of myopia progression.Type: ApplicationFiled: June 23, 2015Publication date: December 29, 2016Inventors: Manwai Charis Lau, Noel Brennan, Khaled Chehab, Xu Cheng, Michael Collins, Brett Davis, Eric R. Ritchey, Fan Yi
-
Patent number: 9514817Abstract: A non-volatile memory device includes plural non-memory cells. Each non-volatile memory cell includes a first switch, a first memristor, a second switch, a second memristor and a third switch. The control terminal of the first switch is coupled to a word line. The first memristor is provided with a first impedance. The control terminal of the second switch is coupled to the word line. The second memristor is provided with a second impedance. The first switch, the first memristor, the second switch and the second memristor are serially connected between a bit line and an inverted bit line in an alternate manner. The third switch is used for configuring the first impedance and the second impedance. The non-volatile memory device provided by the disclosure has a characteristic of quick access and the data stored therein does not require a dynamic update.Type: GrantFiled: January 28, 2016Date of Patent: December 6, 2016Assignees: Ningbo Advanced Memory Technology Corporation, Being Advanced Memory Taiwan LimitedInventors: Jia-Hwang Chang, Jui-Jen Wu, Sheng-Tsai Huang, Fan-Yi Jien
-
Publication number: 20160351257Abstract: A non-volatile memory cell and a non-volatile memory device are provided. The non-volatile memory cell includes a latch structure, a first read/write circuit, a first memristor, a second read/write circuit and a second memristor. The first read/write circuit controls a writing operation of the first memristor. The second read/write circuit controls a writing operation of the second memristor. When a restore operation is performed, the data in the latch structure is restored by using the resistance difference between the first memristor and the second memristor. The non-volatile device of the invention combines the advantages of fast memory unit and non-volatile memory, and it may work at a high speed and retain data when powered off.Type: ApplicationFiled: October 6, 2015Publication date: December 1, 2016Inventors: Jui-Jen WU, Jia-Hwang CHANG, Sheng-Tsai HUANG, Fan-Yi JIEN
-
Patent number: 9449828Abstract: An aspect of this description relates to a method that includes partially filling an opening in a dielectric material with a high-dielectric-constant material. The method also includes partially filling the opening with a first metal material over the high-dielectric-constant material. The method further includes filling the opening with a capping layer over the first metal material. The method additionally includes partially removing the first metal material and the capping layer in the opening using a wet etching process in a solution including one or more of H2O2, NH4OH, HCl, H2SO4 or diluted HF. The method also includes fully removing the remaining capping layer in the opening using a wet etching process in a solution includes one or more of NH4OH or diluted HF. The method further includes depositing a second metal material in the opening over the remaining first metal material.Type: GrantFiled: November 10, 2015Date of Patent: September 20, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Cheng-Hao Hou, Peng-Soon Lim, Da-Yuan Lee, Xiong-Fei Yu, Chun-Yuan Chou, Fan-Yi Hsu, Jian-Hao Chen, Kuang-Yuan Hsu
-
Patent number: 9401203Abstract: A memory driving circuit includes a current source configured to output a second current, a first switching unit configured to undergo switching to connect to the current source selectively to output the second current, a voltage generating unit configured to provide a reference voltage, a capacitive energy storage unit configured to store energy according to the reference voltage, a third switching unit configured to undergo switching to connect the voltage generating unit and the capacitive energy storage unit selectively, a second switching unit configured to undergo switching to connect the capacitive energy storage unit selectively to output a third current, and a current output terminal configured to output the second current, the third current, or the sum of the second current and the third current.Type: GrantFiled: August 5, 2015Date of Patent: July 26, 2016Assignees: Ningbo Advanced Memory Technology Corporation, Being Advanced Memory Taiwan LimitedInventors: Jia-Hwang Chang, Fan-Yi Jien, Jui-Jen Wu, Sheng-Tsai Huang
-
Patent number: 9362337Abstract: A non-volatile storage device adopt memristors to store data and uses fewer transistors to realize the same circuit function, whereby to decrease the chip area and reduce the time and energy spent in initiating the device. Further, the non-volatile storage device disposes appropriate electronic elements in the spacing between adjacent memristors to meet the layout design rule and achieve high space efficiency in the chip lest the space between memristors be wasted.Type: GrantFiled: September 24, 2015Date of Patent: June 7, 2016Assignees: NINGBO ADVANCED MEMORY TECHNOLOGY CORP., BEING ADVANCED MEMORY TAIWAN LIMITEDInventors: Jui-Jen Wu, Jiah-Wang Chang, Sheng-Tsai Huang, Fan-Yi Jien
-
Patent number: 9349657Abstract: A method for manufacturing the integrated circuit device including, providing a substrate having a first region and a second region. Forming a dielectric layer over the substrate in the first region and the second region. Forming a sacrificial gate layer over the dielectric layer. Patterning the sacrificial gate layer and the dielectric layer to form gate stacks in the first and second regions. Forming an ILD layer within the gate stacks in the first and second regions. Removing the sacrificial gate layer in the first and second regions. Forming a protector over the dielectric layer in the first region; and thereafter removing the dielectric layer in the second region.Type: GrantFiled: June 17, 2011Date of Patent: May 24, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Sheng-Hsiung Wang, Hsien-Chin Lin, Yuan-Ching Peng, Chia-Pin Lin, Fan-Yi Hsu, Ya-Jou Hsieh
-
Publication number: 20160129484Abstract: A semiconductor apparatus for removing a photoresist layer on a substrate includes a platform, a first ultraviolet lamp, and an ozone supplier. The platform is used to support the substrate. The first ultraviolet lamp is used to provide first ultraviolet light. The ozone supplier has at least one first nozzle for introducing ozone toward the substrate through the first ultraviolet light, such that at least a part of the ozone is decomposed by the first ultraviolet light, and at least a part of the decomposed ozone reaches the photoresist layer to react with the photoresist layer. Moreover, a method of removing a photoresist layer on a substrate is also provided.Type: ApplicationFiled: November 6, 2014Publication date: May 12, 2016Inventors: Jui-Chuan CHANG, Shao-Yen KU, Wen-Chang TSAI, Shang-Yuan YU, Chien-Wen HSIAO, Fan-Yi HSU
-
Patent number: 9281968Abstract: A differential circuit system is provided. The differential circuit system includes: a different circuit set including a plurality of differential circuits, a voltage regulator, and a current drainage circuit set. The differential circuits are electrically connected between a first node and a second node, and each differential circuit generates a current flowing from the first node to the second node. A high voltage is provided to the first node and a low voltage is provided to the second node. The first node receives an external voltage. According to the first voltage, the voltage regulator generates the low voltage. The low voltage is provided to the second node. The current drainage circuit set generates a drainage current in between the second node and a ground voltage. A superposed current flowing to the voltage regulator is difference of the summation of currents minus the conducting current.Type: GrantFiled: October 3, 2014Date of Patent: March 8, 2016Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTDInventors: Fan-Yi Jien, Wen-Tai Wang, Sheng-Tsai Huang, Yen-Cheng Chen
-
Patent number: 9281307Abstract: A semiconductor device which includes a first gate structure on a substrate and a second gate structure on the substrate is provided. The semiconductor device further includes an inter-level dielectric (ILD) layer on the substrate between the first gate structure and the second gate structure, wherein a top portion of the ILD layer has a different etch selectivity than a bottom portion of the ILD layer.Type: GrantFiled: April 1, 2013Date of Patent: March 8, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Lien Huang, Chia-Pin Lin, Sheng-Hsiung Wang, Fan-Yi Hsu, Chun-Liang Tai
-
Publication number: 20160064223Abstract: An aspect of this description relates to a method that includes partially filling an opening in a dielectric material with a high-dielectric-constant material. The method also includes partially filling the opening with a first metal material over the high-dielectric-constant material. The method further includes filling the opening with a capping layer over the first metal material. The method additionally includes partially removing the first metal material and the capping layer in the opening using a wet etching process in a solution including one or more of H2O2, NH4OH, HCl, H2SO4 or diluted HF. The method also includes fully removing the remaining capping layer in the opening using a wet etching process in a solution includes one or more of NH4OH or diluted HF. The method further includes depositing a second metal material in the opening over the remaining first metal material.Type: ApplicationFiled: November 10, 2015Publication date: March 3, 2016Inventors: Cheng-Hao HOU, Peng-Soon LIM, Da-Yuan LEE, Xiong-Fei YU, Chun-Yuan CHOU, Fan-Yi HSU, Jian-Hao CHEN, Kuang-Yuan HSU
-
Publication number: 20160049491Abstract: The present disclosure provides a semiconductor structure includes a semiconductor layer having a surface, and an interlayer dielectric (ILD) defining a metal gate over the surface of the semiconductor layer. The metal gate includes a high-k dielectric layer, a capping layer, and a work function metal layer. A thickness of the capping layer sidewall distal to a corner of the capping layer, is substantially thinner than a thickness which is around center of the capping layer bottom. The present disclosure provides a method for manufacturing a semiconductor structure. The method includes forming a metal gate recess, forming a high-k dielectric layer, forming a first capping layer, forming a second capping layer on the first capping layer, removing or thinning down the first capping layer sidewall, and removing the second capping layer.Type: ApplicationFiled: August 13, 2014Publication date: February 18, 2016Inventors: CHIH HSIUNG LIN, CHIA-DER CHANG, FAN-YI HSU, PIN-CHENG HSU
-
Patent number: 9196691Abstract: A method of fabricating a metal gate electrode of a field effect transistor includes forming a dielectric layer over an active region, and forming an opening in the dielectric layer. The method further includes partially filling the opening with a high-dielectric-constant material, partially filling the opening with a conformal first metal material over the high-dielectric-constant material, and filling the opening with a capping layer over the first metal material. The method further includes partially removing the first metal material and capping layer in the opening using a wet etching process. The method further includes fully removing the remaining capping layer in the opening using a wet etching process. The method further includes depositing a second metal material in the opening over the remaining first metal material, and planarizing the second metal material.Type: GrantFiled: September 4, 2013Date of Patent: November 24, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Cheng-Hao Hou, Peng-Soon Lim, Da-Yuan Lee, Xiong-Fei Yu, Chun-Yuan Chou, Fan-Yi Hsu, Jian-Hao Chen, Kuang-Yuan Hsu
-
Publication number: 20150097616Abstract: A differential circuit system is provided. The differential circuit system includes: a different circuit set including a plurality of differential circuits, a voltage regulator, and a current drainage circuit set. The differential circuits are electrically connected between a first node and a second node, and each differential circuit generates a current flowing from the first node to the second node. A high voltage is provided to the first node and a low voltage is provided to the second node. The first node receives an external voltage. According to the first voltage, the voltage regulator generates the low voltage. The low voltage is provided to the second node. The current drainage circuit set generates a drainage current in between the second node and a ground voltage. A superposed current flowing to the voltage regulator is difference of the summation of currents minus the conducting current.Type: ApplicationFiled: October 3, 2014Publication date: April 9, 2015Inventors: Fan-Yi Jien, Wen-Tai Wang, Sheng-Tsai Huang, Yen-Cheng Chen
-
Publication number: 20140004694Abstract: A method of fabricating a metal gate electrode of a field effect transistor includes forming a dielectric layer over an active region, and forming an opening in the dielectric layer. The method further includes partially filling the opening with a high-dielectric-constant material, partially filling the opening with a conformal first metal material over the high-dielectric-constant material, and filling the opening with a capping layer over the first metal material. The method further includes partially removing the first metal material and capping layer in the opening using a wet etching process. The method further includes fully removing the remaining capping layer in the opening using a wet etching process. The method further includes depositing a second metal material in the opening over the remaining first metal material, and planarizing the second metal material.Type: ApplicationFiled: September 4, 2013Publication date: January 2, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Cheng-Hao HOU, Peng-Soon LIM, Da-Yuan LEE, Xiong-Fei YU, Chun-Yuan CHOU, Fan-Yi HSU, Jian-Hao CHEN, Kuang-Yuan HSU
-
Patent number: 8546885Abstract: An integrated circuit fabrication is disclosed, and more particularly a field effect transistor with a low resistance metal gate electrode is disclosed. An exemplary structure for a metal gate electrode of a field effect transistor comprises a lower portion formed of a first metal material, wherein the lower portion has a recess, a bottom portion and sidewall portions, wherein each of the sidewall portions has a first width; and an upper portion formed of a second metal material, wherein the upper portion has a protrusion and a bulk portion, wherein the bulk portion has a second width, wherein the protrusion extends into the recess, wherein a ratio of the second width to the first width is from about 5 to 10.Type: GrantFiled: July 25, 2011Date of Patent: October 1, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Hao Hou, Peng-Soon Lim, Da-Yuan Lee, Xiong-Fei Yu, Chun-Yuan Chou, Fan-Yi Hsu, Jian-Hao Chen, Kuang-Yuan Hsu
-
Publication number: 20130228871Abstract: A semiconductor device which includes a first gate structure on a substrate and a second gate structure on the substrate is provided. The semiconductor device further includes an inter-level dielectric (ILD) layer on the substrate between the first gate structure and the second gate structure, wherein a top portion of the ILD layer has a different etch selectivity than a bottom portion of the ILD layer.Type: ApplicationFiled: April 1, 2013Publication date: September 5, 2013Applicant: Taiwan Semiconductor Manufacturing Company,Ltd.Inventors: Yu-Lien HUANG, Chia-Pin LIN, Sheng-Hsiung WANG, Fan-Yi HSU, Chun-Liang TAI
-
Patent number: 8431453Abstract: The embodiments of methods and structures disclosed herein provide mechanisms of performing doping an inter-level dielectric film, ILD0, surrounding the gate structures with a dopant to reduce its etch rates during the processes of removing dummy gate electrode layer and/or gate dielectric layer for replacement gate technologies. The ILD0 film may be doped with a plasma doping process (PLAD) or an ion beam process. Post doping anneal is optional.Type: GrantFiled: March 31, 2011Date of Patent: April 30, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Lien Huang, Chia-Pin Lin, Sheng-Hsiung Wang, Fan-Yi Hsu, Chun-Liang Tai
-
Patent number: 8415254Abstract: A method is provided for fabricating a semiconductor device. The method includes removing a silicon material from a gate structure located on a substrate through a cycle including: etching the silicon material to remove a portion thereof, where the substrate is spun at a spin rate, applying a cleaning agent to the substrate, and drying the substrate; and repeating the cycle, where a subsequent cycle includes a subsequent spin rate for spinning the substrate during the etching and where the subsequent spin rate does not exceed the spin rate of the previous cycle.Type: GrantFiled: November 20, 2008Date of Patent: April 9, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Matt Yeh, Fan-Yi Hsu, Shun Wu Lin, Shu-Yuan Ku, Hui Ouyang