Patents by Inventor Francois Hebert
Francois Hebert has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240063219Abstract: A structure for an III-V integrated circuit includes an integrated depletion and enhancement mode gallium nitride high electron mobility transistors (HEMTs). The structure includes a first, depletion mode HEMT having a first source, a first drain and a first fieldplate gate between the first source and the first drain, and a second, enhancement mode HEMT having a second source and a second drain. The second HEMT also includes a gallium nitride (GaN) gate and a second fieldplate gate between the second source and the second drain. The second fieldplate gate of the second HEMT may be closer to the second drain than the GaN gate. The structure provides a reliable, low leakage, high voltage depletion mode HEMT (e.g., with operating voltages of greater than 100V, but with a pinch-off voltage of less than 6 Volts) integrated with a gallium nitride (GaN) gate-based enhancement mode HEMT.Type: ApplicationFiled: August 16, 2022Publication date: February 22, 2024Inventors: Santosh Sharma, Jerry Joseph James, Steven J. Bentley, Francois Hebert, Richard J. Rassel
-
Publication number: 20240063309Abstract: Structures for a junction field-effect transistor and methods of forming such structures. The structure comprises a semiconductor substrate including a trench, and a source including a doped region in the semiconductor substrate adjacent to the trench. The doped region and the semiconductor substrate have the same conductivity type. The doped region has a first boundary adjacent to a surface of the semiconductor substrate and a second boundary spaced in depth from the first boundary. The structure further comprises a gate structure including a conductor layer inside the trench and a dielectric layer inside the trench. The first conductor layer has a surface positioned between the first boundary of the doped region and the second boundary of the doped region, and the dielectric layer is positioned on the surface of the conductor layer.Type: ApplicationFiled: August 22, 2022Publication date: February 22, 2024Inventors: Francois Hebert, James A. Cooper
-
Publication number: 20240021716Abstract: Structures including compound semiconductor-based devices and silicon-based devices integrated on a semiconductor substrate and methods of forming such structures. The structure comprises a layer stack on a substrate, a conductive contact extending in a vertical direction fully through the layer stack to the substrate, and a device structure including a source ohmic contact and a drain ohmic contact. The layer stack including a plurality of semiconductor layers each comprising a compound semiconductor material, the conductive contact is arranged in the layer stack to separate a first portion of the layer stack from a second portion of the layer stack, and the source ohmic contact and the drain ohmic contact have a contacting relationship with at least one of the plurality of semiconductor layers of the first portion of the layer stack.Type: ApplicationFiled: July 14, 2022Publication date: January 18, 2024Inventors: Lawrence Selvaraj Susai, Handoko Linewih, Francois Hebert, Hendro Mario, Siow Lee Chwa
-
Publication number: 20230361127Abstract: Structures including III-V compound semiconductor-based devices and silicon-based devices integrated on a semiconductor substrate and methods of forming such structures. The structure includes a substrate having a device layer, a handle substrate, and a buried insulator layer between the handle substrate and the device layer. The structure includes a first semiconductor layer on the device layer in a first device region, and a second semiconductor layer on the device layer in a second device region. The first semiconductor layer contains a III-V compound semiconductor material, and the second semiconductor layer contains silicon. A first device structure includes a gate structure on the first semiconductor layer, and a second device structure includes a doped region in the second semiconductor layer. The doped region and the second semiconductor layer define a p-n junction.Type: ApplicationFiled: April 27, 2023Publication date: November 9, 2023Inventors: Francois Hebert, Handoko Linewih
-
Patent number: 11784189Abstract: Structures including III-V compound semiconductor-based devices and silicon-based devices integrated on a semiconductor substrate and methods of forming such structures. The structure includes a substrate having a device layer, a handle substrate, and a buried insulator layer between the handle substrate and the device layer. The structure includes a first semiconductor layer on the device layer in a first device region, and a second semiconductor layer on the device layer in a second device region. The first semiconductor layer contains a III-V compound semiconductor material, and the second semiconductor layer contains silicon. A first device structure includes a gate structure on the first semiconductor layer, and a second device structure includes a doped region in the second semiconductor layer. The doped region and the second semiconductor layer define a p-n junction.Type: GrantFiled: August 20, 2021Date of Patent: October 10, 2023Assignee: GlobalFoundries U.S. Inc.Inventors: Francois Hebert, Handoko Linewih
-
Patent number: 11594626Abstract: Structures for a bidirectional switch and methods of forming such structures. A substrate contact is formed in a trench defined in a substrate. A substrate includes a trench and a substrate contact in the trench. A bidirectional switch, which is on the substrate, includes a first source/drain electrode, a second source/drain electrode, an extension region between the first source/drain electrode and the second source/drain electrode, and a gate structure. A substrate-bias switch, which is on the substrate, includes a gate structure, a first source/drain electrode coupled to the substrate contact, a second source/drain electrode coupled to the first source/drain electrode of the bidirectional switch, and an extension region laterally between the gate structure and the first source/drain electrode.Type: GrantFiled: February 5, 2021Date of Patent: February 28, 2023Assignee: GlobalFoundries U.S. Inc.Inventor: Francois Hebert
-
Publication number: 20230059665Abstract: Structures including III-V compound semiconductor-based devices and silicon-based devices integrated on a semiconductor substrate and methods of forming such structures. The structure includes a substrate having a device layer, a handle substrate, and a buried insulator layer between the handle substrate and the device layer. The structure includes a first semiconductor layer on the device layer in a first device region, and a second semiconductor layer on the device layer in a second device region. The first semiconductor layer contains a III-V compound semiconductor material, and the second semiconductor layer contains silicon. A first device structure includes a gate structure on the first semiconductor layer, and a second device structure includes a doped region in the second semiconductor layer. The doped region and the second semiconductor layer define a p-n junction.Type: ApplicationFiled: August 20, 2021Publication date: February 23, 2023Inventors: Francois Hebert, Handoko Linewih
-
Patent number: 11555694Abstract: A method for controlling a laser profiler, the laser profiler being configured for generating a laser line on a surface to be inspected, the method comprising: receiving an image of the laser line; determining an actual intensity of the laser line; calculating an amplification factor for the laser line based on the actual intensity of the laser line, a target intensity for the laser line, a power of the laser, a camera gain of the camera and an exposure time of the laser line on the surface to be inspected, the amplification factor allowing the actual intensity of the laser line to reach the target intensity while minimizing the power of the laser; and based on the calculated amplification factor, adjusting at least one parameter of the laser profiler so that the actual intensity of the laser line corresponds to the target intensity.Type: GrantFiled: July 17, 2020Date of Patent: January 17, 2023Assignee: SYSTEMES PAVEMETRICS INC.Inventors: Eric Samson, Jean-François Hebert, Richard Habel, Daniel Lefebvre
-
Publication number: 20220398717Abstract: Systems and methods are disclosed for performing operations comprising: receiving a plurality of training images representing different phases of a periodic motion of a target region in a patient; applying a model to the plurality of training images to generate a lower-dimensional feature space representation of the plurality of training images; clustering the lower-dimensional feature space representation of the plurality of training images into a plurality of groups corresponding to the different phases of the periodic motion; and classifying a motion phase associated with a new image of the target region in the patient based on the plurality of groups of the clustered lower-dimensional feature space representation of the plurality of training images.Type: ApplicationFiled: June 9, 2021Publication date: December 15, 2022Inventors: François Hébert, Sebastien Tremblay, Philip P. Novosad
-
Publication number: 20220254910Abstract: Structures for a bidirectional switch and methods of forming such structures. A substrate contact is formed in a trench defined in a substrate. A substrate includes a trench and a substrate contact in the trench. A bidirectional switch, which is on the substrate, includes a first source/drain electrode, a second source/drain electrode, an extension region between the first source/drain electrode and the second source/drain electrode, and a gate structure. A substrate-bias switch, which is on the substrate, includes a gate structure, a first source/drain electrode coupled to the substrate contact, a second source/drain electrode coupled to the first source/drain electrode of the bidirectional switch, and an extension region laterally between the gate structure and the first source/drain electrode.Type: ApplicationFiled: February 5, 2021Publication date: August 11, 2022Inventor: Francois Hebert
-
Publication number: 20220018654Abstract: A method for controlling a laser profiler, the laser profiler being configured for generating a laser line on a surface to be inspected, the method comprising: receiving an image of the laser line; determining an actual intensity of the laser line; calculating an amplification factor for the laser line based on the actual intensity of the laser line, a target intensity for the laser line, a power of the laser, a camera gain of the camera and an exposure time of the laser line on the surface to be inspected, the amplification factor allowing the actual intensity of the laser line to reach the target intensity while minimizing the power of the laser; and based on the calculated amplification factor, adjusting at least one parameter of the laser profiler so that the actual intensity of the laser line corresponds to the target intensity.Type: ApplicationFiled: July 17, 2020Publication date: January 20, 2022Applicant: SYSTEMES PAVEMETRICS INC.Inventors: Eric SAMSON, Jean-François HEBERT, Richard HABEL, Daniel LEFEBVRE
-
Publication number: 20210305143Abstract: A semiconductor structure is provided. The semiconductor structure includes a base, a seed layer, a compound semiconductor layer, a gate structure, a source structure, a drain structure, and a conductive paste. The seed layer is disposed on the base. The compound semiconductor layer is disposed on the seed layer. The gate structure is disposed on the compound semiconductor layer. The source structure and the drain structure are disposed on both sides of the gate structure. In addition, the conductive paste is disposed between the base and a lead frame, and the conductive paste extends to the side surface of the base.Type: ApplicationFiled: March 24, 2020Publication date: September 30, 2021Applicant: Vanguard International Semiconductor CorporationInventors: Chih-Yen CHEN, Hsin-Chang TSAI, Chun-Yi WU, Chia-Ching HUANG, Chih-Jen HSIAO, Wei-Chan CHANG, Francois HEBERT
-
Patent number: 11133246Abstract: A semiconductor structure is provided. The semiconductor structure includes a base, a seed layer, a compound semiconductor layer, a gate structure, a source structure, a drain structure, and a conductive paste. The seed layer is disposed on the base. The compound semiconductor layer is disposed on the seed layer. The gate structure is disposed on the compound semiconductor layer. The source structure and the drain structure are disposed on both sides of the gate structure. In addition, the conductive paste is disposed between the base and a lead frame, and the conductive paste extends to the side surface of the base.Type: GrantFiled: March 24, 2020Date of Patent: September 28, 2021Assignee: Vanguard International Semiconductor CorporationInventors: Chih-Yen Chen, Hsin-Chang Tsai, Chun-Yi Wu, Chia-Ching Huang, Chih-Jen Hsiao, Wei-Chan Chang, Francois Hebert
-
Patent number: 10896968Abstract: This invention discloses a semiconductor power device. The trenched semiconductor power device includes a trenched gate, opened from a top surface of a semiconductor substrate, surrounded by a source region encompassed in a body region near the top surface above a drain region disposed on a bottom surface of a substrate. The semiconductor power device further includes an implanting-ion block disposed above the top surface on a mesa area next to the body region having a thickness substantially larger than 0.3 micron for blocking body implanting ions and source ions from entering into the substrate under the mesa area whereby masks for manufacturing the semiconductor power device can be reduced.Type: GrantFiled: April 27, 2017Date of Patent: January 19, 2021Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Anup Bhalla, François Hébert, Sung-Shan Tai, Sik K. Lui
-
Patent number: 10732022Abstract: A system and method for real-time management of liquid bottles contents in a restauration establishment includes a controller and at least one bottle support base coupled to the controller. Each bottle support base includes a bottle-receiving surface, a first sensor that produces a first signal indicative of a weight of a bottle deposited on the surface; a second sensor for reading an identification element on the bottle and for producing a second signal indicative thereof; and a transmitter for transmitting to the controller data indicative of the first and second signal. The controller implements numerous functionalities that are derived from its assessment of the volumes of alcohol in the bottles using the data received from the support bases.Type: GrantFiled: March 14, 2017Date of Patent: August 4, 2020Assignee: Apéros Systèmes Inc.Inventors: Gilles Clément, François Hébert, Mathieu Beaupré, Michel Corriveau
-
Patent number: 10700265Abstract: A semiconductor device including a circuitry, a magnetic sensor, and a buried oxide. The circuitry is formed on a substrate. The magnetic sensor has a sensing area formed under the circuitry. The buried oxide is disposed between the circuitry and the magnetic sensor. The sensing area comprises an N-doped area and a P-doped area doped deeper than the N-doped area, and sensor contacts connect the sensing area with the circuitry through the buried oxide.Type: GrantFiled: April 19, 2018Date of Patent: June 30, 2020Assignee: MagnaChip Semiconductor, Ltd.Inventors: Francois Hebert, Seong Woo Lee, Jong Yeul Jeong, Hee Baeg An, Kang Sup Shin, Seong Min Choe, Young Joon Kim
-
Patent number: 10686037Abstract: A semiconductor structure includes an insulating substrate, an engineered layer, a semiconductor layer, and an isolation structure. The engineered layer is surrounding the insulating substrate. The semiconductor layer, which includes a first region and a second region,. is formed over the engineered layer. The isolation structure is formed in the semiconductor layer and located between the first region and the second region. A first transistor and a second transistor are formed in the first region and the second region respectively.Type: GrantFiled: July 19, 2018Date of Patent: June 16, 2020Assignee: Vanguard International Semiconductor CorporationInventor: Francois Hebert
-
Patent number: 10586863Abstract: Provided are a low-cost semiconductor device manufacturing method and a semiconductor device made using the method. The method includes forming multiple body regions in a semiconductor substrate, forming multiple gate insulating layers and multiple gate electrodes in the body region; implementing a blanket ion implantation in an entire surface of the substrate to form a low concentration doping region (LDD region) in the body region without a mask, forming a spacer at a side wall of the gate electrode, and implementing a high concentration ion implantation to form a high concentration source region and a high concentration drain region around the LDD region. According to the examples, devices have favorable electrical characteristics and at the same time, manufacturing costs are reduced. Since, when forming high concentration source region and drain regions, tilt and rotation co-implants are applied, an LDD masking step is potentially omitted.Type: GrantFiled: May 22, 2017Date of Patent: March 10, 2020Assignee: MagnaChip Semiconductor, Ltd.Inventors: Francois Hebert, Yon Sup Pang, Yu Shin Ryu, Seong Min Cho, Ju Ho Kim
-
Patent number: 10580769Abstract: A semiconductor device with an embedded schottky diode and a manufacturing method thereof are provided. A semiconductor device having a schottky diode include: an epilayer of a first conductivity type, a body layer of a second conductivity type, and a source layer of the first conductivity type arranged in that order; a gate trench that extends from the source layer to a part of the epilayer; a body trench formed a predetermined distance from the gate trench and extends from the source layer to a part of the epilayer; and a guard ring of the second conductivity type that contacts an outer wall of the body trench and formed in the epilayer.Type: GrantFiled: January 11, 2019Date of Patent: March 3, 2020Assignee: MagnaChip Semiconductor, Ltd.Inventor: Francois Hebert
-
Publication number: 20200027951Abstract: A semiconductor structure includes an insulating substrate, an engineered layer, a semiconductor layer, a gate structure, a source region, and a drain region. The engineered layer is surrounding the insulating substrate. The semiconductor layer including a first region and a second region is formed over the engineered layer. The gate structure is formed over the semiconductor layer. The source region and the drain region are formed in the semiconductor layer and located on both sides of the first gate structure.Type: ApplicationFiled: July 19, 2018Publication date: January 23, 2020Applicant: Vanguard International Semiconductor CorporationInventor: Francois HEBERT