Patents by Inventor Hidehiro Shiga
Hidehiro Shiga has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9767908Abstract: A non-volatile semiconductor memory device includes a first memory cell above a substrate and electrically connected to a first word line, a second memory cell above the first memory cell and electrically connected to a second word line, and a controller. The controller is configured to execute a write operation that includes a first step in which a first voltage is applied to a selected word line and to a non-selected word line, a second step after the first step in which a program voltage is applied to the selected word line, and a third step after the second step in which a second voltage higher than the first voltage is applied to the non-selected word line. A time period between a start of the second step and a start of the third step is different depending on whether the first or second memory cell is being written.Type: GrantFiled: February 26, 2016Date of Patent: September 19, 2017Assignee: Toshiba Memory CorporationInventors: Sanad Bushnaq, Masanobu Shirakawa, Hidehiro Shiga
-
Publication number: 20170255410Abstract: A memory device includes a first memory string including a first selection transistor and a first memory cell, a second memory string including a second selection transistor and a second memory cell, a bit line electrically connected to the first memory string and the second memory string, and a control circuit configured to perform a collective write operation on the first memory cell and the second memory cell by applying a voltage to turn on the first transistor, a voltage to turn on the second transistor, and then a program voltage at the same time to gates of the first and second memory cells.Type: ApplicationFiled: November 8, 2016Publication date: September 7, 2017Inventors: Hidehiro SHIGA, Masanobu SHIRAKAWA, Tokumasa HARA
-
Patent number: 9704584Abstract: A semiconductor memory device includes a first block including a first memory string that includes a first memory cell and a first select transistor, a second block including a second memory string that includes a second memory cell and a second select transistor, a source line that is connected to the first memory string and the second memory string, and a controller that applies a source line voltage to the source line and a first voltage to a gate of the second select transistor during a program operation in which data is written to the first memory cell, the first voltage being greater than ground voltage and less than or equal to the source line voltage.Type: GrantFiled: March 3, 2016Date of Patent: July 11, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Maejima, Yuya Suzuki, Hidehiro Shiga, Tomonori Kurosawa
-
Publication number: 20160276032Abstract: A semiconductor memory device includes a memory cell array including a plurality of groups of memory cells above a substrate, the groups including a first group and a second group, each of the first and second groups including a first memory string and a second memory string, the first memory string including first memory cells that are disposed in a first layer, the second memory string including second memory cell that are disposed in a second layer above the first layer, and a controller configured to perform an erasing operation on the memory cells, the erasing operation including a verifying operation on the memory cells to determine on a layer by layer basis whether the memory cells failed to erase data stored therein.Type: ApplicationFiled: May 27, 2016Publication date: September 22, 2016Inventors: Hidehiro SHIGA, Masanobu SHIRAKAWA, Kenichi ABE
-
Publication number: 20160267992Abstract: A semiconductor memory device includes a first block including a first memory string that includes a first memory cell and a first select transistor, a second block including a second memory string that includes a second memory cell and a second select transistor, a source line that is connected to the first memory string and the second memory string, and a controller that applies a source line voltage to the source line and a first voltage to a gate of the second select transistor during a program operation in which data is written to the first memory cell, the first voltage being greater than ground voltage and less than or equal to the source line voltage.Type: ApplicationFiled: March 3, 2016Publication date: September 15, 2016Inventors: Hiroshi MAEJIMA, Yuya SUZUKI, Hidehiro SHIGA, Tomonori KUROSAWA
-
Publication number: 20160267990Abstract: A non-volatile semiconductor memory device includes a first memory cell above a substrate and electrically connected to a first word line, a second memory cell above the first memory cell and electrically connected to a second word line, and a controller. The controller is configured to execute a write operation that includes a first step in which a first voltage is applied to a selected word line and to a non-selected word line, a second step after the first step in which a program voltage is applied to the selected word line, and a third step after the second step in which a second voltage higher than the first voltage is applied to the non-selected word line. A time period between a start of the second step and a start of the third step is different depending on whether the first or second memory cell is being written.Type: ApplicationFiled: February 26, 2016Publication date: September 15, 2016Inventors: Sanad BUSHNAQ, Masanobu SHIRAKAWA, Hidehiro SHIGA
-
Patent number: 9355731Abstract: A semiconductor memory device includes a memory cell array including a plurality of groups of memory cells above a substrate, the groups including a first group and a second group, each of the first and second groups including a first memory string and a second memory string, the first memory string including first memory cells that are disposed in a first layer, the second memory string including second memory cell that are disposed in a second layer above the first layer, and a controller configured to perform an erasing operation on the memory cells, the erasing operation including a verifying operation on the memory cells to determine on a layer by layer basis whether the memory cells failed to erase data stored therein.Type: GrantFiled: March 3, 2015Date of Patent: May 31, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Masanobu Shirakawa, Kenichi Abe
-
Patent number: 9349464Abstract: A non-volatile semiconductor device includes first and second selecting transistors; multiple memory cells that are stacked above the substrate; multiple word lines that are connected to control gates of the multiple memory cells; selecting gate lines that are each connected to a gate of one of the selecting transistors; a bit line connected to the first selecting transistor; a source line connected to the second selecting transistor; and a control circuit configured to execute an erasing loop that includes an erase operation and a verifying operation. The control circuit increases an erasing voltage in accordance with the number of times the erasing loop is repeated.Type: GrantFiled: January 28, 2015Date of Patent: May 24, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Masanobu Shirakawa
-
Publication number: 20160064088Abstract: A semiconductor memory device includes a memory cell array including a plurality of groups of memory cells above a substrate, the groups including a first group and a second group, each of the first and second groups including a first memory string and a second memory string, the first memory string including first memory cells that are disposed in a first layer, the second memory string including second memory cell that are disposed in a second layer above the first layer, and a controller configured to perform an erasing operation on the memory cells, the erasing operation including a verifying operation on the memory cells to determine on a layer by layer basis whether the memory cells failed to erase data stored therein.Type: ApplicationFiled: March 3, 2015Publication date: March 3, 2016Inventors: Hidehiro SHIGA, Masanobu SHIRAKAWA, Kenichi ABE
-
Publication number: 20150138883Abstract: A non-volatile semiconductor device includes first and second selecting transistors; multiple memory cells that are stacked above the substrate; multiple word lines that are connected to control gates of the multiple memory cells; selecting gate lines that are each connected to a gate of one of the selecting transistors; a bit line connected to the first selecting transistor; a source line connected to the second selecting transistor; and a control circuit configured to execute an erasing loop that includes an erase operation and a verifying operation. The control circuit increases an erasing voltage in accordance with the number of times the erasing loop is repeated.Type: ApplicationFiled: January 28, 2015Publication date: May 21, 2015Inventors: Hidehiro SHIGA, Masanobu SHIRAKAWA
-
Publication number: 20150069496Abstract: A semiconductor storage device includes a semiconductor substrate, first and second word lines that are stacked above the substrate, extend in a row direction, are electrically connected together, and are separated from each other by a first region, and third and fourth word lines that are stacked above the substrate, extend in the row direction, are electrically connected together, and are separated from each other by a second region. The position of the first region is offset with respect to a position of the second region in the row direction.Type: ApplicationFiled: February 25, 2014Publication date: March 12, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hidehiro SHIGA
-
Patent number: 8976602Abstract: A non-volatile semiconductor device includes first and second selecting transistors; multiple memory cells that are stacked above the substrate; multiple word lines that are connected to control gates of the multiple memory cells; selecting gate lines that are each connected to a gate of one of the selecting transistors; a bit line connected to the first selecting transistor; a source line connected to the second selecting transistor; and a control circuit configured to execute an erasing loop that includes an erase operation and a verifying operation. The control circuit increases an erasing voltage in accordance with the number of times the erasing loop is repeated.Type: GrantFiled: March 3, 2013Date of Patent: March 10, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Masanobu Shirakawa
-
Patent number: 8724391Abstract: According to one embodiment, a semiconductor memory device includes first and second select transistors, memory cells, a driver circuit, first transfer transistors, and a detection circuit. The memory cells are stacked above a semiconductor substrate. The driver circuit outputs a first voltage. The first transfer transistors transfer the first voltage to associated word lines and select gate lines. In data erase, the detection circuit detects a second voltage applied to bit lines and/or a source line and generates a flag in accordance with the detection result. The driver circuit changes the value of the first voltage in response to the flag to cut off the first transfer transistors.Type: GrantFiled: March 19, 2012Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Dai Nakamura, Koji Hosono, Hidehiro Shiga
-
Publication number: 20140043913Abstract: A non-volatile semiconductor device includes first and second selecting transistors; multiple memory cells that are stacked above the substrate; multiple word lines that are connected to control gates of the multiple memory cells; selecting gate lines that are each connected to a gate of one of the selecting transistors; a bit line connected to the first selecting transistor; a source line connected to the second selecting transistor; and a control circuit configured to execute an erasing loop that includes an erase operation and a verifying operation. The control circuit increases an erasing voltage in accordance with the number of times the erasing loop is repeated.Type: ApplicationFiled: March 3, 2013Publication date: February 13, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Hidehiro SHIGA, Masanobu Shirakawa
-
Publication number: 20130083597Abstract: According to one embodiment, a semiconductor memory device includes first and second select transistors, memory cells, a driver circuit, first transfer transistors, and a detection circuit. The memory cells are stacked above a semiconductor substrate. The driver circuit outputs a first voltage. The first transfer transistors transfer the first voltage to associated word lines and select gate lines. In data erase, the detection circuit detects a second voltage applied to bit lines and/or a source line and generates a flag in accordance with the detection result. The driver circuit changes the value of the first voltage in response to the flag to cut off the first transfer transistors.Type: ApplicationFiled: March 19, 2012Publication date: April 4, 2013Inventors: Dai NAKAMURA, Koji Hosono, Hidehiro Shiga
-
Patent number: 8274846Abstract: A reference voltage generation circuit includes a first node settable at a reference voltage to be any one of a plurality of voltage levels, a second node set at a pre-charge voltage, first and second switches connected in series between the first and second nodes, a plurality of capacitors, each capacitor comprising a first end connected to a connection node between the first and second switches and a second end settable at an independent voltage level, a switch controller configured to turn off the first switch and turn on the second switch in an initial state, and then to turn off the second switch, and then to turn on the first switch, and a voltage controller configured to individually set a voltage at the second end of each capacitor after the first switch is turned on.Type: GrantFiled: January 5, 2010Date of Patent: September 25, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Daisaburo Takashima
-
Patent number: 8134349Abstract: A power supply circuit has a constant voltage circuit, a first MOS transistor, a second MOS transistor, a third MOS transistor, a first voltage dividing circuit that outputs a first divided voltage obtained by dividing the voltage of the output terminal by a first voltage dividing ratio, and a first differential amplifier circuit which is fed with a reference voltage and the first divided voltage and has an output connected to a gate of the second MOS transistor. The first differential amplifier circuit outputs a signal to turn on the second MOS transistor when the first divided voltage is higher than the reference voltage, and the first differential amplifier circuit outputs a signal to turn off the second MOS transistor when the first divided voltage is lower than the reference voltage.Type: GrantFiled: March 16, 2009Date of Patent: March 13, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Shinichiro Shiratake, Daisaburo Takashima
-
Patent number: 8094479Abstract: A memory includes ferroelectric capacitors; sense amplifiers configured to detect the data stored in ferroelectric capacitors; and a plate control circuit configured to receive a plate driving signal driving a plate line, a write signal indicating writing of data from an outside to the sense amplifier, and an operation end signal indicating end of an executable period for reading or writing data between the sense amplifier and the outside, the plate control circuit validating or invalidating the plate driving signal based on the write signal and the operation end signal wherein the plate control circuit validates the plate driving signal in the executable period, and the plate control circuit invalidates the plate driving signal at the end of the executable period when the write signal is never activated in the executable period, and keeps the plate driving signal valid when the write signal is activated in the executable period.Type: GrantFiled: January 8, 2010Date of Patent: January 10, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Daisaburo Takashima
-
Patent number: 8059445Abstract: A ferroelectric memory according to an embodiment of the present invention includes a memory cell array including plural memory cells, and provided with plural word lines, plural bit lines, and plural plate lines, each of the plate lines corresponding to at least two of the word lines, an access control circuit configured to perform an access operation to a selected cell which is selected from the memory cells, and a refresh control circuit configured to perform a refresh operation, in a background of the access operation, on a refresh cell which is selected from the memory cells, the refresh control circuit performing the refresh operation when a plate line connected to the selected cell and a bit line connected to the selected cell are at the same potential after the access operation.Type: GrantFiled: September 21, 2009Date of Patent: November 15, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Hashimoto, Daisaburo Takashima, Hidehiro Shiga
-
Patent number: 7990750Abstract: A ferroelectric memory of an embodiment of the present invention includes m platelines arranged in a first interconnect layer (m is a positive integer), n bitlines arranged in a second interconnect layer (n is a positive integer), and m×n memory cells arranged at m×n intersection points of the m platelines and the n bitlines, each of the m×n memory cells including a ferroelectric capacitor and a zener diode connected in series between any one of the m platelines and any one of the n bitlines.Type: GrantFiled: September 21, 2009Date of Patent: August 2, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Daisaburo Takashima