Patents by Inventor Hidehiro Shiga
Hidehiro Shiga has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7965536Abstract: According to an aspect of the present invention, there is provided a ferroelectric memory device including: a cell unit including: a first select transistor having a first source, a first drain, and a first gate, one of the first source and the first drain being connected to a bit line; and a memory cell unit having a plurality of first memory cells, each of the first memory cells including a first ferroelectric capacitor and a first memory transistor; and a ferroelectric memory fuse including: a second select transistor having a second source, a second drain, and a second gate connected to a second select line, one of the second source and the second drain being connected to one end of the bit line; and a memory fuse unit having a plurality of second memory cells, each of the second memory cells including a second ferroelectric capacitor and a second memory transistor.Type: GrantFiled: September 15, 2009Date of Patent: June 21, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Hashimoto, Daisaburo Takashima, Hidehiro Shiga
-
Publication number: 20110044087Abstract: A memory includes ferroelectric capacitors; sense amplifiers configured to detect the data stored in ferroelectric capacitors; and a plate control circuit configured to receive a plate driving signal driving a plate line, a write signal indicating writing of data from an outside to the sense amplifier, and an operation end signal indicating end of an executable period for reading or writing data between the sense amplifier and the outside, the plate control circuit validating or invalidating the plate driving signal based on the write signal and the operation end signal wherein the plate control circuit validates the plate driving signal in the executable period, and the plate control circuit invalidates the plate driving signal at the end of the executable period when the write signal is never activated in the executable period, and keeps the plate driving signal valid when the write signal is activated in the executable period.Type: ApplicationFiled: January 8, 2010Publication date: February 24, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hidehiro Shiga, Daisaburo Takashima
-
Publication number: 20100172192Abstract: A reference voltage generation circuit includes a first node settable at a reference voltage to be any one of a plurality of voltage levels, a second node set at a pre-charge voltage, first and second switches connected in series between the first and second nodes, a plurality of capacitors, each capacitor comprising a first end connected to a connection node between the first and second switches and a second end settable at an independent voltage level, a switch controller configured to turn off the first switch and turn on the second switch in an initial state, and then to turn off the second switch, and then to turn on the first switch, and a voltage controller configured to individually set a voltage at the second end of each capacitor after the first switch is turned on.Type: ApplicationFiled: January 5, 2010Publication date: July 8, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hidehiro SHIGA, Daisaburo TAKASHIMA
-
Publication number: 20100157650Abstract: A ferroelectric memory according to an embodiment of the present invention includes a memory cell array including plural memory cells, and provided with plural word lines, plural bit lines, and plural plate lines, each of the plate lines corresponding to at least two of the word lines, an access control circuit configured to perform an access operation to a selected cell which is selected from the memory cells, and a refresh control circuit configured to perform a refresh operation, in a background of the access operation, on a refresh cell which is selected from the memory cells, the refresh control circuit performing the refresh operation when a plate line connected to the selected cell and a bit line connected to the selected cell are at the same potential after the access operation.Type: ApplicationFiled: September 21, 2009Publication date: June 24, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Daisuke HASHIMOTO, Daisaburo TAKASHIMA, Hidehiro SHIGA
-
Publication number: 20100124092Abstract: According to an aspect of the present invention, there is provided a ferroelectric memory device including: a cell unit including: a first select transistor having a first source, a first drain, and a first gate, one of the first source and the first drain being connected to a bit line; and a memory cell unit having a plurality of first memory cells, each of the first memory cells including a first ferroelectric capacitor and a first memory transistor; and a ferroelectric memory fuse including: a second select transistor having a second source, a second drain, and a second gate connected to a second select line, one of the second source and the second drain being connected to one end of the bit line; and a memory fuse unit having a plurality of second memory cells, each of the second memory cells including a second ferroelectric capacitor and a second memory transistor.Type: ApplicationFiled: September 15, 2009Publication date: May 20, 2010Applicant: Kabushiki Kaisha ToshibaInventors: Daisuke HASHIMOTO, Daisaburo TAKASHIMA, Hidehiro SHIGA
-
Publication number: 20100124093Abstract: A ferroelectric memory of an embodiment of the present invention includes m platelines arranged in a first interconnect layer (m is a positive integer), n bitlines arranged in a second interconnect layer (n is a positive integer), and m×n memory cells arranged at m×n intersection points of the m platelines and the n bitlines, each of the m×n memory cells including a ferroelectric capacitor and a zener diode connected in series between any one of the m platelines and any one of the n bitlines.Type: ApplicationFiled: September 21, 2009Publication date: May 20, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hidehiro SHIGA, Daisaburo TAKASHIMA
-
Patent number: 7692948Abstract: The sense amp circuit includes a first node given a first, positive constant voltage larger than a fixed potential before reading, a second node given a second, negative constant voltage smaller than the fixed potential before reading, and a third node to be connected to the first and second nodes on reading. A first transistor is connected between the first node and the bit line and operative to turn on when the potential on the bit line becomes smaller than the fixed potential. A second transistor is connected between the second node and the bit line and operative to turn on when the potential on the bit line becomes larger than the fixed potential. A first capacitor is connected between the first node and the fixed potential. A second capacitor is connected between the second node and the fixed potential.Type: GrantFiled: June 4, 2008Date of Patent: April 6, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Daisaburo Takashima
-
Publication number: 20090256542Abstract: A power supply circuit has a constant voltage circuit, a first MOS transistor, a second MOS transistor, a third MOS transistor, a first voltage dividing circuit that outputs a first divided voltage obtained by dividing the voltage of the output terminal by a first voltage dividing ratio, and a first differential amplifier circuit which is fed with a reference voltage and the first divided voltage and has an output connected to a gate of the second MOS transistor. The first differential amplifier circuit outputs a signal to turn on the second MOS transistor when the first divided voltage is higher than the reference voltage, and the first differential amplifier circuit outputs a signal to turn off the second MOS transistor when the first divided voltage is lower than the reference voltage.Type: ApplicationFiled: March 16, 2009Publication date: October 15, 2009Applicant: Kabushiki Kaisha ToshibaInventors: Hidehiro SHIGA, Shinichiro Shiratake, Daisaburo Takashima
-
Patent number: 7561459Abstract: This disclosure concerns a semiconductor memory device including a ferroelectric capacitor; a cell transistor having a source connected to a first electrode of the ferroelectric capacitor; bit lines; word lines; n plate lines corresponding to n column blocks and connected to a second electrodes of the ferroelectric capacitors in the corresponding column blocks, respectively, the n column blocks being obtained by dividing the cell array into the n column blocks for every set of m columns, where n?2 and m?2; a plurality of reset transistors connected between the bit lines and the n plate lines; and m reset lines corresponding to the m columns within the column blocks and connected to gates of n reset transistors of the reset transistors, the n reset transistors being respectively provided in n columns respectively included in the n column blocks.Type: GrantFiled: September 13, 2007Date of Patent: July 14, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Daisaburo Takashima
-
Patent number: 7518901Abstract: A first ferroelectric memory cell and a second ferroelectric memory cell each include a ferroelectric capacitor and a transistor and each store one set of information. A word-line is shared by the first and second ferroelectric memory cells. A first plate line is connected to the first ferroelectric memory cell and a second plate line is connected to the second ferroelectric memory cell. A selection transistor has one end connected to the first and second ferroelectric memory cells and the other end connected to a bit-line.Type: GrantFiled: October 24, 2007Date of Patent: April 14, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Daisaburo Takashima
-
Publication number: 20080304309Abstract: The sense amp circuit includes a first node given a first, positive constant voltage larger than a fixed potential before reading, a second node given a second, negative constant voltage smaller than the fixed potential before reading, and a third node to be connected to the first and second nodes on reading. A first transistor is connected between the first node and the bit line and operative to turn on when the potential on the bit line becomes smaller than the fixed potential. A second transistor is connected between the second node and the bit line and operative to turn on when the potential on the bit line becomes larger than the fixed potential. A first capacitor is connected between the first node and the fixed potential. A second capacitor is connected between the second node and the fixed potential.Type: ApplicationFiled: June 4, 2008Publication date: December 11, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hidehiro SHIGA, Daisaburo Takashima
-
Patent number: 7397687Abstract: A ferroelectric memory device includes a cell block, a bit line, and a plate line. The cell block includes a ferroelectric capacitor and a transistor switch. The bit line applies a voltage to one electrode of the ferroelectric capacitor. The plate line applies a voltage to the other electrode of the ferroelectric capacitor. In a read operation of data, a first voltage is applied to the plate line. In a write operation of data, a second voltage different from the first voltage is applied to the plate line, and a voltage which is higher or lower than the second voltage is applied to the bit line.Type: GrantFiled: June 7, 2006Date of Patent: July 8, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Shinichiro Shiratake, Daisaburo Takashima
-
Patent number: 7385836Abstract: A reference bit line which supplies a reference potential to a sense amplifier circuit is connected to the sense amplifier circuit. A reference potential generating circuit is connected to the reference bit line. The reference potential generating circuit includes a selection transistor which is connected at one end to the reference bit line, and a paraelectric capacitor connected between the other end of the selection transistor and a dummy plate line. A dummy plate line driver is connected to the dummy plate line. The dummy plate line driver drives the dummy plate line to a first voltage which is higher than an operating voltage of the sense amplifier circuit, when the reference potential generating circuit generates the reference potential.Type: GrantFiled: November 3, 2005Date of Patent: June 10, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Daisaburo Takashima
-
Publication number: 20080101107Abstract: A first ferroelectric memory cell and a second ferroelectric memory cell each include a ferroelectric capacitor and a transistor and each store one set of information. A word-line is shared by the first and second ferroelectric memory cells. A first plate line is connected to the first ferroelectric memory cell and a second plate line is connected to the second ferroelectric memory cell. A selection transistor has one end connected to the first and second ferroelectric memory cells and the other end connected to a bit-line.Type: ApplicationFiled: October 24, 2007Publication date: May 1, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hidehiro Shiga, Daisaburo Takashima
-
Publication number: 20080068874Abstract: This disclosure concerns a semiconductor memory device including a ferroelectric capacitor; a cell transistor having a source connected to a first electrode of the ferroelectric capacitor; bit lines; word lines; n plate lines corresponding to n column blocks and connected to a second electrodes of the ferroelectric capacitors in the corresponding column blocks, respectively, the n column blocks being obtained by dividing the cell array into the n column blocks for every set of m columns, where n?2 and m?2; a plurality of reset transistors connected between the bit lines and the n plate lines; and m reset lines corresponding to the m columns within the column blocks and connected to gates of n reset transistors of the reset transistors, the n reset transistors being respectively provided in n columns respectively included in the n column blocks.Type: ApplicationFiled: September 13, 2007Publication date: March 20, 2008Inventors: Hidehiro Shiga, Daisaburo Takashima
-
Patent number: 7315194Abstract: A booster circuit includes a first booster unit having a first output terminal from which a boosted voltage is output. The first output terminal is connected to an external output terminal. A second booster unit has a second output terminal from which a boosted voltage is output. The second output terminal is connected to the external output terminal. A control circuit outputs a first control signal used to control the operation of the first booster unit and a second control signal used to control the operation of the second booster unit. Further, the control circuit controls the first and second control signals so that a transition between the operative state and the non-operative state of the first booster unit and a transition between the operative state and the non-operative state of the second booster unit will be made at different timings according to output voltage of the external output terminal.Type: GrantFiled: August 24, 2004Date of Patent: January 1, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Shinichiro Shiratake, Daisaburo Takashima
-
Patent number: 7269049Abstract: A plurality of ferroelectric memory cells is arrayed. One terminal of each memory cells arrayed in the same column is connected in common to a first bit line. A gate of a transistor of memory cells arrayed in the same row is connected in common to a word line. The other terminal of each of memory cells arrayed in the same column or the same row is connected in common to a cell plate line. A second bit line is connected with a reference voltage supply circuit. The first and second bit lines are connected with a data read circuit. The data read circuit includes a sense amplifier and a current mirror circuit having a pair of current input node connected to the first and second bit lines, and carrying the same current flowing through one of the first and second bit line to the other bit line.Type: GrantFiled: February 1, 2005Date of Patent: September 11, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Shinichiro Shiratake, Daisaburo Takashima
-
Publication number: 20070047288Abstract: A reference bit line which supplies a reference potential to a sense amplifier circuit is connected to the sense amplifier circuit. A reference potential generating circuit is connected to the reference bit line. The reference potential generating circuit includes a selection transistor which is connected at one end to the reference bit line, and a paraelectric capacitor connected between the other end of the selection transistor and a dummy plate line. A dummy plate line driver is connected to the dummy plate line. The dummy plate line driver drives the dummy plate line to a first voltage which is higher than an operating voltage of the sense amplifier circuit, when the reference potential generating circuit generates the reference potential.Type: ApplicationFiled: November 3, 2005Publication date: March 1, 2007Inventors: Hidehiro Shiga, Daisaburo Takashima
-
Publication number: 20060279977Abstract: A ferroelectric memory device includes a cell block, a bit line, and a plate line. The cell block includes a ferroelectric capacitor and a transistor switch. The bit line applies a voltage to one electrode of the ferroelectric capacitor. The plate line applies a voltage to the other electrode of the ferroelectric capacitor. In a read operation of data, a first voltage is applied to the plate line. In a write operation of data, a second voltage different from the first voltage is applied to the plate line, and a voltage which is higher or lower than the second voltage is applied to the bit line.Type: ApplicationFiled: June 7, 2006Publication date: December 14, 2006Inventors: Hidehiro Shiga, Shinichiro Shiratake, Daisaburo Takashima
-
Patent number: 7138674Abstract: A semiconductor memory device includes a cell block composed of several series-connected units having a ferroelectric capacitor and a cell transistor parallel-connected to the ferroelectric capacitor and a select transistor connected to an end of the cell block. Mutually separated first impurity diffusion layers are formed on the surface of the semiconductor substrate along a first direction, and have a first area. A second impurity diffusion layer is formed on the surface of the semiconductor substrate separated from the end first impurity diffusion layer, and has a second area. A first gate electrode is provided on the semiconductor substrate between the first impurity diffusion layers along a second direction. A second gate electrode is provided on the semiconductor substrate between the end first impurity diffusion layer and the second impurity diffusion layer along a second direction. A contact electrically connects a bit line and the second impurity diffusion layer.Type: GrantFiled: July 23, 2003Date of Patent: November 21, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Hidehiro Shiga, Shinichiro Shiratake, Daisaburo Takashima
-
Patent number: 5063208Abstract: A renin inhibiting compound having an aminodiol functional group is useful for treating hypertension, congestive heart failure and glaucoma and inhibits retroviral protease.Type: GrantFiled: June 29, 1990Date of Patent: November 5, 1991Assignee: Abbott LaboratoriesInventors: Saul H. Rosenberg, Kenneth P. Spina, Steven R. Crowley