Patents by Inventor Jürgen Faul
Jürgen Faul has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9023715Abstract: Disclosed are methods of forming bulk FinFET semiconductor devices to reduce punch through leakage currents. One example includes forming a plurality of trenches in a semiconducting substrate to define a plurality of spaced-apart fins, forming a doped layer of insulating material in the trenches, wherein an exposed portion of each of the fins extends above an upper surface of the doped layer of insulating material while a covered portion of each of the fins is positioned below the upper surface of the doped layer of insulating material, and performing a process operation to heat at least the doped layer of insulating material to cause a dopant material in the doped layer to migrate from the doped layer of insulating material into the covered portions of the fins and thereby define a doped region in the covered portions of the fins that is positioned under the exposed portions of the fins.Type: GrantFiled: April 24, 2012Date of Patent: May 5, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Juergen Faul, Frank Jakubowski
-
Patent number: 8962414Abstract: In aspects of the present disclosure, a reliable encapsulation of a gate dielectric is provided at very early stages during fabrication. In other aspects, a semiconductor device is provided wherein a reliable encapsulation of a gate dielectric material is maintained, the reliable encapsulation being present at early stages during fabrication. In embodiments, a semiconductor device having a plurality of gate structures is provided over a surface of a semiconductor substrate. Sidewall spacers are formed over the surface and adjacent to each of the plurality of gate structures, wherein the sidewall spacers cover sidewall surfaces of each of the plurality of gate structures.Type: GrantFiled: July 30, 2013Date of Patent: February 24, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Juergen Faul, Frank Jakubowski
-
Patent number: 8956928Abstract: One device includes first and second spaced-apart active regions formed in a semiconducting substrate, a layer of gate insulation material positioned on the first active region, and a conductive line feature that has a first portion positioned above the gate insulation material and a second portion that conductively contacts the second active region. One method includes forming first and second spaced-apart active regions in a semiconducting substrate, forming a layer of gate insulation material on the first and second active regions, performing an etching process to remove a portion of the gate insulation material formed on the second active region to expose a portion of the second active region, and forming a conductive line feature that comprises a first portion positioned above the layer of gate insulation material formed on the first active region and a second portion that conductively contacts the exposed portion of the second active region.Type: GrantFiled: November 30, 2012Date of Patent: February 17, 2015Assignee: GLOBALFOUNDRIES IncInventors: Frank Jakubowski, Juergen Faul
-
Publication number: 20150041910Abstract: Integrated circuits and methods of fabricating integrated circuits are provided. In an exemplary embodiment, an integrated circuit includes a bulk silicon substrate that is lightly-doped with a first dopant type divided into a first device region and a second device region, and a well region that is lightly-doped with a second dopant type formed in the second device region. The integrate circuit further includes heavily-doped source/drain extension regions of the first dopant type aligned to a first gate electrode structure and heavily-doped source/drain extension regions of the second dopant type aligned to a second gate electrode structure, and an intermediately-doped halo region of the second dopant type formed underneath the first gate electrode structure and an intermediately-doped halo regions of the first dopant type underneath the second gate electrode structure. Still further, the integrated circuit includes heavily-doped source/drain regions.Type: ApplicationFiled: August 7, 2013Publication date: February 12, 2015Applicant: GLOBALFOUNDRIES, Inc.Inventors: Stefan Flachowksy, Juergen Faul, Jan Hoentschel
-
Patent number: 8951920Abstract: A method of forming a conductive contact landing pad and a transistor includes forming first and second spaced-apart active regions in a semiconducting substrate, forming a layer of gate insulation material on the first and second active regions, and performing an etching process to remove the layer of gate insulation material formed on the second active region so as to thereby expose the second active region. The method further includes performing a common process operation to form a gate electrode structure above the layer of gate insulation material on the first active region for the transistor and the conductive contact landing pad that is conductively coupled to the second active region, and forming a contact to the conductive contact landing pad.Type: GrantFiled: July 30, 2014Date of Patent: February 10, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Frank Jakubowski, Juergen Faul
-
Publication number: 20150035063Abstract: In aspects of the present disclosure, a reliable encapsulation of a gate dielectric is provided at very early stages during fabrication. In other aspects, a semiconductor device is provided wherein a reliable encapsulation of a gate dielectric material is maintained, the reliable encapsulation being present at early stages during fabrication. In embodiments, a semiconductor device having a plurality of gate structures is provided over a surface of a semiconductor substrate. Sidewall spacers are formed over the surface and adjacent to each of the plurality of gate structures, wherein the sidewall spacers cover sidewall surfaces of each of the plurality of gate structures.Type: ApplicationFiled: July 30, 2013Publication date: February 5, 2015Applicant: GLOBAL FOUNDRIES IncInventors: Juergen Faul, Frank Jakubowski
-
Publication number: 20140335668Abstract: A method of forming a conductive contact landing pad and a transistor includes forming first and second spaced-apart active regions in a semiconducting substrate, forming a layer of gate insulation material on the first and second active regions, and performing an etching process to remove the layer of gate insulation material formed on the second active region so as to thereby expose the second active region. The method further includes performing a common process operation to form a gate electrode structure above the layer of gate insulation material on the first active region for the transistor and the conductive contact landing pad that is conductively coupled to the second active region, and forming a contact to the conductive contact landing pad.Type: ApplicationFiled: July 30, 2014Publication date: November 13, 2014Inventors: Frank Jakubowski, Juergen Faul
-
Publication number: 20140264617Abstract: The present disclosure provides semiconductor device structures with a first PMOS active region and a second PMOS active region provided within a semiconductor substrate. A silicon germanium channel layer is only formed over the second PMOS active region. Gate electrodes are formed over the first and second PMOS active regions, wherein the gate electrode over the second PMOS active region is formed over the silicon germanium channel.Type: ApplicationFiled: February 7, 2014Publication date: September 18, 2014Applicant: GLOBALFOUNDRIES Inc.Inventors: Peter Javorka, Juergen Faul, Ralf Richter, Jan Hoentschel
-
Patent number: 8823149Abstract: One device herein includes first and second spaced-apart active regions, a transistor formed in and above the first active region, wherein the transistor has a gate electrode, a conductive contact landing pad that is coupled to the second active region, wherein the contact landing pad is made of the same conductive material as the gate electrode, and a contact that is coupled to the contact landing pad. One method herein includes forming first and second spaced-apart active regions, forming a layer of gate insulation material on the active regions, performing an etching process to remove the gate insulation material formed on the second active region, performing a common process operation to form a gate electrode structure above the gate insulation material on the first active region and the contact landing pad that is conductively coupled to the second active region and forming a contact to the contact landing pad.Type: GrantFiled: December 11, 2012Date of Patent: September 2, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Frank Jakubowski, Juergen Faul
-
Publication number: 20140167119Abstract: A method of forming a spacer is disclosed that involves forming a layer of spacer material above an etch stop layer, performing a first main etching process on the layer of spacer material to remove some of material, stopping the etching process prior to exposing the etch stop layer and performing a second over-etch process on the layer of spacer material, using the following parameters: an inert gas flow rate of about 50-200 sscm, a reactive gas flow rate of about 3-20 sscm, a passivating gas flow rate of about 3-20 sscm, a processing pressure about 5-15 mT, a power level of about 200-500 W for ion generation and a bias voltage of about 300-500 V. A device includes a gate structure positioned above a semiconducting substrate, a substantially triangular-shaped sidewall spacer positioned proximate the gate structure and an etch stop layer positioned between the spacer and the gate structure.Type: ApplicationFiled: December 13, 2012Publication date: June 19, 2014Applicant: GLOBALFOUNDRIES INC.Inventors: Peter Javorka, Juergen Faul, Bastian Haussdoerfer
-
Publication number: 20140159125Abstract: One device herein includes first and second spaced-apart active regions, a transistor formed in and above the first active region, wherein the transistor has a gate electrode, a conductive contact landing pad that is coupled to the second active region, wherein the contact landing pad is made of the same conductive material as the gate electrode, and a contact that is coupled to the contact landing pad. One method herein includes forming first and second spaced-apart active regions, forming a layer of gate insulation material on the active regions, performing an etching process to remove the gate insulation material formed on the second active region, performing a common process operation to form a gate electrode structure above the gate insulation material on the first active region and the contact landing pad that is conductively coupled to the second active region and forming a contact to the contact landing pad.Type: ApplicationFiled: December 11, 2012Publication date: June 12, 2014Applicant: GLOBALFOUNDRIES INC.Inventors: Frank Jakubowski, Juergen Faul
-
Publication number: 20140151816Abstract: One device includes first and second spaced-apart active regions formed in a semiconducting substrate, a layer of gate insulation material positioned on the first active region, and a conductive line feature that has a first portion positioned above the gate insulation material and a second portion that conductively contacts the second active region. One method includes forming first and second spaced-apart active regions in a semiconducting substrate, forming a layer of gate insulation material on the first and second active regions, performing an etching process to remove a portion of the gate insulation material formed on the second active region to expose a portion of the second active region, and forming a conductive line feature that comprises a first portion positioned above the layer of gate insulation material formed on the first active region and a second portion that conductively contacts the exposed portion of the second active region.Type: ApplicationFiled: November 30, 2012Publication date: June 5, 2014Applicant: GLOBALFOUNDRIES INC.Inventors: Frank Jakubowski, Juergen Faul
-
Patent number: 8614134Abstract: In sophisticated semiconductor devices, a shallow drain and source concentration profile may be obtained for active regions having a pronounced surface topography by performing tilted implantation steps upon incorporating the drain and source dopant species. In this manner, a metal silicide may be reliably embedded in the drain and source regions.Type: GrantFiled: March 21, 2011Date of Patent: December 24, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Martin Gerhardt, Peter Javorka, Juergen Faul
-
Publication number: 20130280883Abstract: Disclosed are methods of forming bulk FinFET semiconductor devices to reduce punch through leakage currents. One example includes forming a plurality of trenches in a semiconducting substrate to define a plurality of spaced-apart fins, forming a doped layer of insulating material in the trenches, wherein an exposed portion of each of the fins extends above an upper surface of the doped layer of insulating material while a covered portion of each of the fins is positioned below the upper surface of the doped layer of insulating material, and performing a process operation to heat at least the doped layer of insulating material to cause a dopant material in the doped layer to migrate from the doped layer of insulating material into the covered portions of the fins and thereby define a doped region in the covered portions of the fins that is positioned under the exposed portions of the fins.Type: ApplicationFiled: April 24, 2012Publication date: October 24, 2013Applicant: GLOBALFOUNDRIES Inc.Inventors: Juergen Faul, Frank Jakubowski
-
Publication number: 20120241864Abstract: In sophisticated semiconductor devices, a shallow drain and source concentration profile may be obtained for active regions having a pronounced surface topography by performing tilted implantation steps upon incorporating the drain and source dopant species. In this manner, a metal silicide may be reliably embedded in the drain and source regions.Type: ApplicationFiled: March 21, 2011Publication date: September 27, 2012Applicants: GLOBALFOUNDRIES Dresden Module One Limited Liability Company & Co. KG, GLOBALFOUNDRIES INC.Inventors: Martin Gerhardt, Peter Javorka, Juergen Faul
-
Patent number: 7915713Abstract: An integrated circuit includes a first field effect transistor of a first carrier type and a second field effect transistor of a second, different carrier type. In a conductive state, a first channel of the first field effect transistor is oriented to one of a first set of equivalent crystal planes of a semiconductor substrate and a second channel of the second field effect transistor is oriented to at least one of a second, different set of equivalent crystal planes. The first set of equivalent crystal planes is parallel to a main surface of the semiconductor substrate and the second set of equivalent crystal planes is perpendicular to the main surface.Type: GrantFiled: July 30, 2008Date of Patent: March 29, 2011Assignee: Qimonda AGInventors: Juergen Faul, Juergen Holz
-
Patent number: 7700983Abstract: One embodiment of the present invention relates to a transistor that is at least partially formed in a semiconductor substrate having a surface. In particular, the transistor includes a first source/drain region, a second source/drain region, a channel region connecting said first and second source/drain regions. Said channel region is disposed in said semiconductor substrate. A channel direction is defined by a line connecting said first and said second source/drain regions. A gate groove is formed in said semiconductor substrate. Said gate groove is formed adjacent to said channel region. Said gate groove includes an upper portion and a lower portion, said upper portion being adjacent to said lower portion, and a gate dielectric layer disposed between said channel region and said gate groove.Type: GrantFiled: December 15, 2005Date of Patent: April 20, 2010Assignee: Qimonda AGInventors: Martin Popp, Juergen Faul, Thomas Schuster, Jens Hahn
-
Publication number: 20100025826Abstract: An integrated circuit includes a first field effect transistor of a first carrier type and a second field effect transistor of a second, different carrier type. In a conductive state, a first channel of the first field effect transistor is oriented to one of a first set of equivalent crystal planes of a semiconductor substrate and a second channel of the second field effect transistor is oriented to at least one of a second, different set of equivalent crystal planes. The first set of equivalent crystal planes is parallel to a main surface of the semiconductor substrate and the second set of equivalent crystal planes is perpendicular to the main surface.Type: ApplicationFiled: July 30, 2008Publication date: February 4, 2010Applicant: QIMONDA AGInventors: Juergen Faul, Juergen Holz
-
Publication number: 20080308870Abstract: An integrated circuit is disclosed. One embodiment provides a field-effect transistor including a gate electrode, a channel region and a first source/drain region. The gate electrode may include a main section determining a first flat band voltage between the gate electrode and the channel region and a first lateral section that is in contact with the main section and that determines a second flat band voltage between the gate electrode and the first source/drain region. The first and second flat band voltages differ by at least 0.1 eV.Type: ApplicationFiled: June 15, 2007Publication date: December 18, 2008Applicant: QIMONDA AGInventors: Juergen Faul, Stefan Slesazeck, Martin Popp, Rolf Weis
-
Publication number: 20080099852Abstract: An integrated semiconductor device includes at least one transistor. A first and a second source/drain diffusion region are arranged in a doped well. A contact structure is arranged on or above the substrate surface and abuts the lateral sidewall of a gate electrode isolation and electrically contacts the first source/drain diffusion region. The first source/drain diffusion region includes a highly doped main dopant region and a further dopant region, both formed of dopants of the same dopant type and spatially overlapping one another. The further dopant region extends deeper into the substrate below the substrate surface than the main dopant region.Type: ApplicationFiled: October 31, 2006Publication date: May 1, 2008Inventor: Juergen Faul