Patents by Inventor Jeffrey D. Chinn
Jeffrey D. Chinn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6372655Abstract: A two etchant etch method for etching a layer that is part of a masked structure is described. The method is useful, for example, in microelectrical mechanical system (MEMS) applications, and in the fabrication of integrated circuits and other electronic devices. The method can be used advantageously to optimize a plasma etch process capable of etching strict profile control trenches with 89°+/−1° sidewalls in silicon layers formed as part of a mask structure where the mask structure induces variations in etch rate. The inventive two etchant etch method etches a layer in a structure with a first etchant etch until a layer in a fastest etching region is etched. The layer is then etched with a second etchant until a layer in a region with a slowest etch rate is etched. A second etchant may also be selected to provide sidewall passivation and selectivity to an underlying layer of the structure.Type: GrantFiled: April 17, 2001Date of Patent: April 16, 2002Assignee: Applied Materials, Inc.Inventors: Anisul Khan, Ajay Kumar, Jeffrey D. Chinn, Dragan Podlesnik
-
Patent number: 6368978Abstract: The present invention is a method for hydrogen-free plasma etching of indium tin oxide using a plasma generated from an etchant gas containing chlorine as a major constituent (i.e., chlorine comprises at least 20 atomic %, preferably at least 50 atomic %, of the etchant gas). Etching is performed at a substrate temperature of 100° C. or lower. The chlorine-comprising gas is preferably Cl2. The etchant gas may further comprise a non-reactive gas, which is used to provide ion bombardment of the surface being etched, and which is preferably argon. The present invention provides a clean, fast method for plasma etching indium tin oxide. The method of the invention is particularly useful for etching a semiconductor device film stack which includes at least one layer of a material that would be adversely affected by exposure to hydrogen, such as N- or P-doped silicon.Type: GrantFiled: March 4, 1999Date of Patent: April 9, 2002Assignee: Applied Materials, Inc.Inventors: Ajay Kumar, Padmapani Nallan, Jeffrey D. Chinn
-
Publication number: 20020016080Abstract: A two etchant etch method for etching a layer that is part of a masked structure is described. The method is useful, for example, in microelectrical mechanical system (MEMS) applications, and in the fabrication of integrated circuits and other electronic devices. The method can be used advantageously to optimize a plasma etch process capable of etching strict profile control trenches with 89° +/−1° sidewalls in silicon layers formed as part of a mask structure where the mask structure induces variations in etch rate. The inventive two etchant etch method etches a layer in a structure with a first etchant etch until a layer in a fastest etching region is etched. The layer is then etched with a second etchant until a layer in a region with a slowest etch rate is etched. A second etchant may also be selected to provide sidewall passivation and selectivity to an underlying layer of the structure.Type: ApplicationFiled: April 17, 2001Publication date: February 7, 2002Inventors: Anisul Khan, Ajay Kumar, Jeffrey D. Chinn, Dragan Podlesnik
-
Publication number: 20020003126Abstract: A method of etching an underlying inorganic substrate through a patterned photoresist, including exposing a structure comprising said inorganic substrate and patterned photoresist to a plasma etchant generated from a plasma source gas including at least one fluorine-comprising gas and sulfur dioxide (SO2). The amount of sulfur dioxide present in said plasma source gas may be varied during the etching process. The method is particularly useful when the photoresist is a DUV photoresist. One of the preferred embodiments of the method is the etching of silicon nitride (SiNx) through a DUV photoresist, where the plasma source gas used to provide the etchant includes at least one fluorine-comprising gas, argon, and sulfur dioxide. Other preferred fluorine-comprising gases include nitrogen trifluoride (NF3), carbon tetrafluoride (CF4), and sulfur hexafluoride (SF6).Type: ApplicationFiled: June 13, 2001Publication date: January 10, 2002Inventors: Ajay Kumar, Padmapani C. Nallan, Jeffrey D. Chinn
-
Publication number: 20010051439Abstract: This invention is directed to a method for etching films on semiconductor substrates and cleaning etch chambers. The method includes an improved processing sequence and cleaning method where residue formed from processing a previous substrate are cleaned by the etching process used to remove an exposed layer of material from the present substrate. The process provides improved substrate throughput by combining the step to clean residue from a previous substrate with an etch step conducted on the present substrate. Applicants have found the method particularly useful in processing structures such as DRAM stacks, especially where the residue is formed by a trench etched in the previous silicon substrate and the exposed layer etched from the present substrate is silicon nitride.Type: ApplicationFiled: May 23, 2001Publication date: December 13, 2001Applicant: Applied Materials, Inc.Inventors: Anisul Khan, Ajay Kumar, Jeffrey D. Chinn, Dragan Podlesnik
-
Patent number: 6318384Abstract: This invention is directed to a method for etching films on semiconductor substrates and cleaning etch chambers. The method includes an improved processing sequence and cleaning method where residue formed from processing a previous substrate are cleaned by the etching process used to remove an exposed layer of material from the present substrate. The process provides improved substrate throughput by combining the step to clean residue from a previous substrate with an etch step conducted on the present substrate. Applicants have found the method particularly useful in processing structures such as DRAM stacks, especially where the residue is formed by a trench etched in the previous silicon substrate and the exposed layer etched from the present substrate is silicon nitride.Type: GrantFiled: September 24, 1999Date of Patent: November 20, 2001Assignee: Applied Materials, Inc.Inventors: Anisul Khan, Ajay Kumar, Jeffrey D. Chinn, Dragan Podlesnik
-
Publication number: 20010041309Abstract: The present invention pertains to a method for depositing built-up structures on the surface of patterned masking material used for semiconductor device fabrication. Such built-up structures are useful in achieving critical dimensions in the fabricated device. The composition of the built-up structure to be fabricated is dependant upon the plasma etchants used during etching of underlying substrates and on the composition of the substrate material directly underlying the masking material. When the patterned mask is to be used to transfer a pattern to an underlying polysilicon layer, the polysilicon may be etched using a plasma source gas which is a combination of Cl2, HBr, and optionally O2. An alternative etchant plasma utilizes a plasma source gas which is a combination of SF6, Cl2 and N2. We have developed an alternative method for depositing built-up structures depending on whether the polysilicon plasma etchant includes an HBr component.Type: ApplicationFiled: June 5, 2001Publication date: November 15, 2001Applicant: Applied Materials, Inc.Inventors: Nam-Hun Kim, Jeffrey D. Chinn
-
Patent number: 6303513Abstract: A method for controlling a profile of a structure formed on a substrate using nitrogen trifluoride (NF3) in a high density plasma (HDP) process. Changing the amount of NF3 in the plasma controls the profile of the structure. It has been found that the best results are obtained with an inductively coupled plasma wherein the ion density is at least 1012 ions/cm3. The method is particularly suited to etch processes such as deep trench etch in silicon wafers.Type: GrantFiled: June 7, 1999Date of Patent: October 16, 2001Assignee: Applied Materials, Inc.Inventors: Anisul Khan, Ajay Kumar, Dragan V. Podlesnik, Jeffrey D. Chinn
-
Publication number: 20010020516Abstract: This invention is directed to a method for etching films on semiconductor substrates and cleaning etch chambers. The method includes an improved processing sequence and cleaning method where residue formed from processing a previous substrate are cleaned by the etching process used to remove an exposed layer of material from the present substrate. The process provides improved substrate throughput by combining the step to clean residue from a previous substrate with an etch step conducted on the present substrate. Applicants have found the method particularly useful in processing structures such as DRAM stacks, especially where the residue is formed by a trench etched in the previous silicon substrate and the exposed layer etched from the present substrate is silicon nitride.Type: ApplicationFiled: December 18, 2000Publication date: September 13, 2001Applicant: Applied Materials, Inc.Inventors: Anisul Khan, Ajay Kumar, Jeffrey D. Chinn, Dragan Podlesnik
-
Publication number: 20010019897Abstract: This invention is directed to a method for plasma etching difficult to etch materials at a high etch rate. The method is particularly useful in plasma etching silicon nitride layers more than five microns thick. The method includes a plasma formed by energy provided from two separate power sources and a gaseous mixture that includes only an etchant gas and a sputtering gas. The power levels from the separate power sources and the ratio between the flow rates of the etchant gas and a sputtering gas can be advantageously adjusted to obtain etch rates of silicon nitride greater than two microns per minute. Additionally, an embodiment of the method of the invention provides a two etch step process which combines a high etch rate process with a low etch rate process to achieve high throughput while minimizing the likelihood of damage to underlying layers. The first etch step of the two-step method provides a high etch rate of about two microns per minute to remove substantially all of a layer to be etched the.Type: ApplicationFiled: May 11, 2001Publication date: September 6, 2001Applicant: Applied Materials, Inc.Inventors: Ajay Kumar, Anisul Khan, Jeffrey D. Chinn, Dragan V. Podlesnik
-
Patent number: 6270634Abstract: This invention is directed to a method for rapid plasma etching of materials which are difficult to etch at a high rate. The method is particularly useful in plasma etching silicon nitride layers more than five microns thick. The method includes the use of a plasma source gas that includes an etchant gas and a sputtering gas. Two separate power sources are used in the etching process and the power to each power source as well as the ratio between the flow rates of the etchant gas and sputtering gas can be advantageously adjusted to obtain etch rates of silicon nitride greater than two microns per minute. Additionally, an embodiment of the method of the invention provides a two etch step process which combines a high etch rate process with a low etch rate process to achieve high throughput while minimizing the likelihood of damage to underlying layers. The first etch step of the two-step method provides a high etch rate of about two microns per minute to remove substantially all of a layer to be etched.Type: GrantFiled: October 29, 1999Date of Patent: August 7, 2001Assignee: Applied Materials, Inc.Inventors: Ajay Kumar, Anisul Khan, Jeffrey D Chinn, Dragan Podlesnik
-
Patent number: 6245684Abstract: The present disclosure pertains to our discovery that a particular sequence of processing steps will lead to the formation of a rounded top corner on a trench formed in a semiconductor substrate.Type: GrantFiled: March 13, 1998Date of Patent: June 12, 2001Assignee: Applied Materials, Inc.Inventors: Ganming Zhao, Jeffrey D. Chinn
-
Patent number: 6103632Abstract: The present invention is embodied in a method and apparatus for etching dielectric layers and inorganic ARC's without the need for removing the substrate being processed from the processing chamber and without the need for intervening processing steps such as chamber cleaning operations (in situ process). A layer and/or a multi-layer film deposited on a substrate, such as silicon, is located within a processing chamber. The substrate has a base, an underlying layer above the base, an overlying layer above the underlying layer, and a top dielectric anti-reflective coating (DARC) layer formed on the overlying layer. In the preferred method, first, the DARC layer and the overlying layer is etched by a first process gas. Next, the underlying layer is etched by a second process gas.Type: GrantFiled: October 22, 1997Date of Patent: August 15, 2000Assignee: Applied Material Inc.Inventors: Ajay Kumar, Jeffrey D. Chinn
-
Patent number: 5939647Abstract: A surface particle sampling head having a rotatable probe The sampling head contains a handle, a probe and a joint connecting the handle to the probe such that the probe rotates relative to the handle. Preferably, the rotatable joint is a universal joint that enables the probe to gimbal relative to the handle. The probe further contains a manifold having a releasably attached face plate.Type: GrantFiled: January 16, 1996Date of Patent: August 17, 1999Assignee: Applied Materials, Inc.Inventors: Jeffrey D. Chinn, Justin Lowe
-
Patent number: 5223443Abstract: An embodiment of the present invention is a method for determining the cleanliness of a semiconductor wafer initially deposited with polysilicon, patterned with photoresist, processed, and then having the resist removed under standard conditions. The method comprising the steps of: depositing a thin TEOS film over the entire surface of a wafer; exposing said wafer to a solution of hot potassium hydroxide (KOH) that attacks polysilicon and is highly selective to and does not etch said TEOS film, the exposing such that if any pin hole exists in the TEOS film an underlying layer of polysilicon is attacked vigorously; and inspecting said wafer for a visual indication in said polysilicon layer of whether or not said polysilicon layer was attacked by the exposure to said potassium hydroxide (KOH).Type: GrantFiled: February 19, 1992Date of Patent: June 29, 1993Assignee: Integrated Device Technology, Inc.Inventors: Jeffrey D. Chinn, Ciaran P. Hanrahan
-
Patent number: 5117276Abstract: A semiconductor integrated circuit device includes a high performance interconnect structure which comprises a plurality of interconnects, with each interconnect being structurally separated from the remaining interconnects except at electrical contact points. In one embodiment, each interconnect is substantially surrounded by a layer of dielectric material, there being gaps between each adjacent layer of surrounding dielectric material. Another embodiment, a layer of electrically conductive material is formed over the surrounding dielectric layer preferably filling in the gaps between adjacent layers of surrounding dielectric material. The layer of electrically conductive material acts as a ground plane and heat sink.Type: GrantFiled: November 8, 1990Date of Patent: May 26, 1992Assignee: Fairchild Camera and Instrument Corp.Inventors: Michael E. Thomas, Jeffrey D. Chinn
-
Patent number: 5000818Abstract: A semiconductor integrated circuit device includes a high performance interconnect structure which comprises a plurality of interconnects, with each interconnect being structurally separated from the remaining interconnects except at electrical contact points. In one embodiment, each interconnect is substantially surrounded by a layer of dielectric material, there being gaps between each adjacent layer of surrounding dielectric material. Another embodiment, a layer of electrically conductive material is formed over the surrounding dielectric layer preferably filling in the gaps between adjacent layers of surrounding dielectric material. The layer of electrically conductive material acts as a ground plane and heat sink.Type: GrantFiled: May 18, 1990Date of Patent: March 19, 1991Assignee: Fairchild Semiconductor CorporationInventors: Michael E. Thomas, Jeffrey D. Chinn
-
Patent number: 4933743Abstract: A semiconductor integrated circuit device includes a high performance interconnect structure which comprises a plurality of interconnects, with each interconnect being structurally separated from the remaining interconnects except at electrical contact points. In one embodiment, each interconnect is substantially surrounded by a layer of dielectric material, there being gaps between each adjacent layer of surrounding dielectric material. Another embodiment, a layer of electrically conductive material is formed over the surrounding dielectric layer preferably filling in the gaps between adjacent layers of surrounding dielectric material. The layer of electrically conductive material acts as a ground plane and heat sink.Type: GrantFiled: August 14, 1989Date of Patent: June 12, 1990Assignee: Fairchild Semiconductor CorporationInventors: Michael E. Thomas, Jeffrey D. Chinn