Patents by Inventor John E. Jenne
John E. Jenne has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10365701Abstract: An IHS configuration system includes a plurality of IHS components including a processor system having a first maximum load current. A power system controller is coupled to the plurality of IHS components and operable to couple to a power supply. The power system controller is operable to retrieve a power output limit of the power system and determine a first system power budget for the plurality of IHS components using the first maximum load current of the processor system. The power system controller then determines whether the first system power budget exceeds the power output limit and, in response to the first system power budget exceeding the power output limit, the power system controller provides a second maximum load current for the processor system to create a second system power budget that does not exceed the power output limit.Type: GrantFiled: July 27, 2015Date of Patent: July 30, 2019Assignee: Dell Products L.P.Inventor: John E. Jenne
-
Publication number: 20190227616Abstract: A halt event separates a boot up operation from a run time operation. A controller grants a request from a baseboard management controller for an electrical power associated with a boot-up operation. As the baseboard management controller completes the boot-up operation (such as a power on self-test), the baseboard management controller predicts the electrical power that is required for a run time operation (e.g., executing an operating system). The baseboard management controller is then required or forced to submit a subsequent request for the additional electrical power that is required for the run time operation. The controller compares the electrical power predicted for the run time operation to a power availability from a power supply (such as a safe or maximum operating condition). If the power supply can provide the electrical power predicted to be required during the run time operation, then the controller may permit or authorize a transition from the boot up operation to the run time operation.Type: ApplicationFiled: January 25, 2018Publication date: July 25, 2019Inventors: John E. Jenne, Kyle E. Cross
-
Patent number: 10289339Abstract: A DIMM includes a DRAM device and a non-volatile memory device. The DIMM is configured to determine that first data stored on the DRAM device is modified data and that second data stored on the DRAM device is unmodified data, and perform a save data operation to transfer the data from the DRAM device to the non-volatile memory device, wherein the save data operation comprises transferring the first data and not transferring the second data.Type: GrantFiled: February 28, 2017Date of Patent: May 14, 2019Assignee: Dell Products, LPInventors: Vadhiraj Sankaranarayanan, John E. Jenne, Quy N. Hoang
-
Patent number: 10198353Abstract: An information handling system includes a first memory module having a volatile memory, a non-volatile memory, and a save controller configured to execute a save operation that transfers at least all modified information of the volatile memory to the nonvolatile memory. A power-down controller of the information handling system is connected to the first memory module, and includes a first input to receive a first indicator that indicates the first memory module is to perform the save operation, a second input to receive a second indicator that indicates a thermal characteristic of the system, and control circuitry to provide the save operation indicator to the first memory module to initiate the save operation in response to receiving the first indicator.Type: GrantFiled: July 7, 2017Date of Patent: February 5, 2019Assignee: Dell Products, LPInventors: John E. Jenne, Krishna P. Kakarla, Paul Heaton, Vadhiraj Sankaranarayanan
-
Publication number: 20190012101Abstract: An information handling system includes a memory module having a volatile memory, a non-volatile memory, and a save controller configured to execute a save operation that transfers at least all modified information of the volatile memory to the nonvolatile memory. A processor of the information handling system is configured to access the volatile memory of the first memory module. A management controller of the information handling system is configured to, during boot operation of the information handling system send a signal to the first memory module to initiate the save operation of the first memory module, to monitor a first thermal indicator at a location proximate to first memory module during the save operation of the first memory module, and determines a configuration of the information handling system during normal operation based upon whether the thermal indicator exceeds a first threshold.Type: ApplicationFiled: July 7, 2017Publication date: January 10, 2019Inventor: John E. Jenne
-
Publication number: 20190012263Abstract: An information handling system includes a first memory module having a volatile memory, a non-volatile memory, and a save controller configured to execute a save operation that transfers at least all modified information of the volatile memory to the nonvolatile memory. A power-down controller of the information handling system is connected to the first memory module, and includes a first input to receive a first indicator that indicates the first memory module is to perform the save operation, a second input to receive a second indicator that indicates a thermal characteristic of the system, and control circuitry to provide the save operation indicator to the first memory module to initiate the save operation in response to receiving the first indicator.Type: ApplicationFiled: July 7, 2017Publication date: January 10, 2019Inventors: John E. Jenne, Krishna P. Kakarla, Paul Heaton, Vadhiraj Sankaranarayanan
-
Publication number: 20190012108Abstract: A memory module, such as an NVDIMM receives access requests from a master device at a memory port requesting information from a volatile memory of the memory module. In response to receiving a save operation command at a command port, such as during a power failure, the memory module transfers the information stored at the volatile memory to a nonvolatile memory of the memory module based upon a programmable transfer rate.Type: ApplicationFiled: July 7, 2017Publication date: January 10, 2019Inventor: John E. Jenne
-
Patent number: 10108240Abstract: A power excursion warning system includes a power system having a first slew rate. A powered component is coupled to the power system. The powered component voltage regulator has a second slew rate that is greater than the first slew rate. A powered component voltage regulator is coupled to the powered component and operable to convert a first voltage received from the power system to a second voltage that is supplied to the powered component. A power excursion warning device is coupled to the powered component voltage regulator and operable to receive a signal from the powered component voltage regulator that is associated with the second slew rate, determine that the signal indicates a power excursion that will result in the power system operating outside a predetermined range, and produce a warning signal indicative of the power excursion.Type: GrantFiled: March 16, 2017Date of Patent: October 23, 2018Assignee: Dell Products L.P.Inventor: John E. Jenne
-
Publication number: 20180246643Abstract: A DIMM includes a DRAM device and a non-volatile memory device. The DIMM is configured in a first mode to receive a save signal from a memory controller via a save pin of the DIMM and to perform a first save operation to transfer data from the DRAM device to the non-volatile memory device in response to receiving the save signal. The DIMM is further configured in a second mode to receive a save command from the memory controller via a command bus of the DIMM and to perform a second save operation to transfer the data from the DRAM device to the non-volatile memory device in response to receiving the save command.Type: ApplicationFiled: February 28, 2017Publication date: August 30, 2018Inventors: John E. Jenne, Vadhiraj Sankaranarayanan, Andrew Butcher
-
Publication number: 20180246647Abstract: A DIMM includes a DRAM device and a non-volatile memory device. The DIMM is configured to determine that first data stored on the DRAM device is modified data and that second data stored on the DRAM device is unmodified data, and perform a save data operation to transfer the data from the DRAM device to the non-volatile memory device, wherein the save data operation comprises transferring the first data and not transferring the second data.Type: ApplicationFiled: February 28, 2017Publication date: August 30, 2018Inventors: Vadhiraj Sankaranarayanan, John E. Jenne, Quy N. Hoang
-
Publication number: 20180052767Abstract: An SCM memory mode NVDIMM-N cache system includes an SCM subsystem, and an NVDIMM-N subsystem having at volatile memory device(s) and non-volatile memory device(s). A memory controller writes data to the volatile memory device(s) and, in response, updates a cache tracking database. The memory controller then writes a subset of the data to the SCM subsystem subsequent to the writing of that data to the volatile memory device(s) and, in response, updates the cache tracking database. The memory controller then receives a shutdown signal and, in response, copies the cache tracking database to the volatile memory device(s) in the NVDIMM-N subsystem. The NVDIMM-N subsystem then copies at least some of the data and the cache tracking database from the volatile memory device(s) to the non-volatile memory device(s) prior to shutdown. The data and the cache tracking database may then be retrieved from non-volatile memory device(s) when the system is restored.Type: ApplicationFiled: October 17, 2017Publication date: February 22, 2018Inventors: Stuart Allen Berke, John E. Jenne
-
Publication number: 20180032439Abstract: An information handling system may implement a method for controlling cache flush size by limiting the amount of modified cached data in a data cache at any given time. The method may include keeping a count of the number of modified cache lines (or modified cache lines targeted to persistent memory) in the cache, determining that a threshold value for modified cache lines is exceeded and, in response, flushing some or all modified cache lines to persistent memory. The threshold value may represent a maximum number or percentage of modified cache lines. The cache controller may include a field for each cache line indicating whether it targets persistent memory. Limiting the amount of modified cached data at any given time may reduce the number of cache lines to be flushed in response to a power loss event to a number that can be flushed using the available hold-up energy.Type: ApplicationFiled: July 28, 2016Publication date: February 1, 2018Inventors: John E. Jenne, Stuart Allen Berke, Vadhiraj Sankaranarayanan
-
Publication number: 20180032390Abstract: An information handling system may implement techniques for triggering power loss protection on solid-state storage devices (SSDs) based on PSU pre-warning signals (such as de-asserted POK or VIN_GOOD signals) indicating that power loss is imminent. The pre-warning signals may be provided directly to SSDs over a dedicated connection or may be passed through other components of the information handling system (such as power loss warning logic, a platform controller hub, or a CPU) to a storage controller. The pre-warning signal may be provided to the storage controller as a power loss warning interrupt. This interrupt may cause the storage system controller to issue an in-band message/command to the SSDs or to provide a signal on a dedicated connection to the SSDs in order to trigger power loss protection actions on the SSDs, including switching their power sources and flushing write queues before available hold-up energy is depleted.Type: ApplicationFiled: July 28, 2016Publication date: February 1, 2018Inventors: Amir Rahmanian, John E. Jenne
-
Patent number: 9852060Abstract: An SCM memory mode NVDIMM-N cache system includes an SCM subsystem, and an NVDIMM-N subsystem having at volatile memory device(s) and non-volatile memory device(s). A memory controller writes data to the volatile memory device(s) and, in response, updates a cache tracking database. The memory controller then writes a subset of the data to the SCM subsystem subsequent to the writing of that data to the volatile memory device(s) and, in response, updates the cache tracking database. The memory controller then receives a shutdown signal and, in response, copies the cache tracking database to the volatile memory device(s) in the NVDIMM-N subsystem. The NVDIMM-N subsystem then copies at least some of the data and the cache tracking database from the volatile memory device(s) to the non-volatile memory device(s) prior to shutdown. The data and the cache tracking database may then be retrieved from non-volatile memory device(s) when the system is restored.Type: GrantFiled: March 31, 2016Date of Patent: December 26, 2017Assignee: Dell Products L.P.Inventors: Stuart Allen Berke, John E. Jenne
-
Publication number: 20170286285Abstract: An SCM memory mode NVDIMM-N cache system includes an SCM subsystem, and an NVDIMM-N subsystem having at volatile memory device(s) and non-volatile memory device(s). A memory controller writes data to the volatile memory device(s) and, in response, updates a cache tracking database. The memory controller then writes a subset of the data to the SCM subsystem subsequent to the writing of that data to the volatile memory device(s) and, in response, updates the cache tracking database. The memory controller then receives a shutdown signal and, in response, copies the cache tracking database to the volatile memory device(s) in the NVDIMM-N subsystem. The NVDIMM-N subsystem then copies at least some of the data and the cache tracking database from the volatile memory device(s) to the non-volatile memory device(s) prior to shutdown. The data and the cache tracking database may then be retrieved from non-volatile memory device(s) when the system is restored.Type: ApplicationFiled: March 31, 2016Publication date: October 5, 2017Inventors: Stuart Allen Berke, John E. Jenne
-
Publication number: 20170185127Abstract: A power excursion warning system includes a power system having a first slew rate. A powered component is coupled to the power system. The powered component voltage regulator has a second slew rate that is greater than the first slew rate. A powered component voltage regulator is coupled to the powered component and operable to convert a first voltage received from the power system to a second voltage that is supplied to the powered component. A power excursion warning device is coupled to the powered component voltage regulator and operable to receive a signal from the powered component voltage regulator that is associated with the second slew rate, determine that the signal indicates a power excursion that will result in the power system operating outside a predetermined range, and produce a warning signal indicative of the power excursion.Type: ApplicationFiled: March 16, 2017Publication date: June 29, 2017Inventor: John E. Jenne
-
Patent number: 9690358Abstract: A method and apparatus for system control of a central processing unit (CPU) maximum power detector are provided. In accordance with at least one embodiment, a decision is made as to whether a response of a maximum power detector of the CPU is to be altered. When the response is to be altered, a modified input level is provided to the maximum power detector to alter the response. As an example, the modified input level can prevent the maximum power detector from triggering a power throttling function. When the response is not to be altered, an existing input level for the maximum power detector is maintained. In accordance with at least one embodiment, an apparatus or information handling system can comprise a voltage regulator (VR), a current sensor, a CPU comprising a maximum power detector, and a digital to analog converter (DAC).Type: GrantFiled: February 11, 2015Date of Patent: June 27, 2017Assignee: DELL PRODUCTS, LPInventors: John E. Jenne, Shawn J. Dube, Sandor Farkas
-
Patent number: 9625985Abstract: A power excursion warning system includes a power system having a first slew rate. A powered component is coupled to the power system. The powered component voltage regulator has a second slew rate that is greater than the first slew rate. A powered component voltage regulator is coupled to the powered component and operable to convert a first voltage received from the power system to a second voltage that is supplied to the powered component. A power excursion warning device is coupled to the powered component voltage regulator and operable to receive a signal from the powered component voltage regulator that is associated with the second slew rate, determine that the signal indicates a power excursion that will result in the power system operating outside a predetermined range, and produce a warning signal indicative of the power excursion.Type: GrantFiled: June 16, 2015Date of Patent: April 18, 2017Assignee: Dell Products L.P.Inventor: John E. Jenne
-
Patent number: 9612603Abstract: A voltage regulator calibrator analyzes voltage regulator output and compares the output with known electrical loads. The calibrator selects a known electrical load, applies the known electrical load to a voltage regulator, receives from the voltage regulator measured output power characteristics of the voltage regulator, compares the known electrical load with the measured output power characteristics, and generates a voltage regulator adjustment value based on the compared values. Embodiments of the present disclosure also include a method for calibrating, the method including selecting a known electrical load, applying the known electrical load to a voltage regulator, receiving measured output power characteristics of the voltage regulator, comparing the known electrical load with the measured output power characteristics, and generating a voltage regulator adjustment value based on the compared values.Type: GrantFiled: July 17, 2014Date of Patent: April 4, 2017Assignee: Dell Products, L.P.Inventors: George G. Richards, III, Abey K. Mathew, John E. Jenne, Ralph H. Johnson, III
-
Patent number: 9606598Abstract: A voltage regulator may be tuned to reduce consumption of electrical power. An installed configuration of a dual inline memory module is used to load test the voltage regulator. Results of the load test may then reveal tuning parameters that make the voltage regulator more efficient.Type: GrantFiled: June 3, 2015Date of Patent: March 28, 2017Assignee: DELL PRODUCTS, LPInventors: Shiguo Luo, Ralph H. Johnson, III, John E. Jenne