Patents by Inventor Jung Ryul Ahn
Jung Ryul Ahn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110204430Abstract: A nonvolatile memory device and a method of fabricating the same is provided to prevent charges stored in a charge trap layer from moving to neighboring memory cells. The method of fabricating a nonvolatile memory device, includes forming a first dielectric layer on a semiconductor substrate in which active regions are defined by isolation layers, forming a charge trap layer on the first dielectric layer, removing the first dielectric layer and the charge trap layer over the isolation layers, forming a second dielectric layer on the isolation layers including the charge trap layer, and forming a conductive layer on the second dielectric layer.Type: ApplicationFiled: April 29, 2011Publication date: August 25, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Se Jun KIM, Eun Seok CHOI, Kyoung Hwan PARK, Hyun Seung YOO, Myung Shik LEE, Young Ok HONG, Jung Ryul AHN, Yong Top KIM, Kyung Pil HWANG, Won Sic WOO, Jae Young PARK, Ki Hong LEE, Ki Seon PARK, Moon Sig JOO
-
Patent number: 7955960Abstract: A nonvolatile memory device and a method of fabricating the same is provided to prevent charges stored in a charge trap layer from moving to neighboring memory cells. The method of fabricating a nonvolatile memory device, includes forming a first dielectric layer on a semiconductor substrate in which active regions are defined by isolation layers, forming a charge trap layer on the first dielectric layer, removing the first dielectric layer and the charge trap layer over the isolation layers, forming a second dielectric layer on the isolation layers including the charge trap layer, and forming a conductive layer on the second dielectric layer.Type: GrantFiled: March 21, 2008Date of Patent: June 7, 2011Assignee: Hynix Semiconductor Inc.Inventors: Se Jun Kim, Eun Seok Choi, Kyoung Hwan Park, Hyun Seung Yoo, Myung Shik Lee, Young Ok Hong, Jung Ryul Ahn, Yong Top Kim, Kyung Pil Hwang, Won Sic Woo, Jae Young Park, Ki Hong Lee, Ki Seon Park, Moon Sig Joo
-
Publication number: 20110124195Abstract: Provided are a chemical mechanical polishing (CMP) composition used for polishing a semiconductor device which contains polysilicon film and insulator, and a chemical mechanical polishing method thereof. The CMP composition is especially useful in a isolation CMP process for semiconductor devices. Provided is a highly selective CMP composition containing a polysilicon polish finisher which can selectively polish semiconductor insulators since it uses a polysilicon film as a polish finishing film.Type: ApplicationFiled: July 22, 2009Publication date: May 26, 2011Applicant: TECHNO SEMICHEM CO., LTD.Inventors: Hyu-Bum Park, Dae-Sung Kim, Jong-Kwan Park, Jung-Ryul Ahn
-
Publication number: 20110045741Abstract: Disclosed is a chemical-mechanical polishing composition used in a process for chemical-mechanical polishing of silicon oxide layer having severe unevenness with large step-height. The composition includes abrasive particles of metal oxide; and at least one compound(s) selected from the group consisting of amino alcohols, hydroxycarboxylic acid having at least 3 of the total number of carboxylic acid group(s) and hydroxyl group(s) or their salts, or a mixture thereof. A polymeric organic acid, a preservative, a lubricant and a surfactant may be further contained. The composition shortens the vapor-deposition time of a layer to be polished, saves the raw material to be vapor-deposited, shortens the chemical-mechanical polishing time, and saves the slurry employed.Type: ApplicationFiled: April 28, 2006Publication date: February 24, 2011Applicant: TECHNO SEMICHEM CO., LTD.Inventors: Jung-Ryul Ahn, Jong-Kwan Park, Seok-Ju Kim, Eun-Il Jeong, Deok-Su Han, Hyu-Bum Park, Kui-Jong Baek, Tae-Kyeong Lee
-
Publication number: 20110024818Abstract: A method for fabricating a vertical channel type non-volatile memory device including forming a source region, alternately forming a plurality of interlayer dielectric layers and a plurality of conductive layers for a gate electrode over a substrate with the source region formed therein, forming a trench exposing the source region by etching the plurality of interlayer dielectric layers and the plurality of conductive layers for a gate electrode, and siliciding the conductive layers for a gate electrode and the source region that are exposed through the trench.Type: ApplicationFiled: July 8, 2010Publication date: February 3, 2011Inventor: Jung-Ryul Ahn
-
Publication number: 20100246273Abstract: A nonvolatile memory device and a method of programming the device includes storing first data in first main and sub-registers and storing second data in second main and sub-registers, performing first program and verification operations on first memory cells based on the first data stored in the first main register, storing a result of the first verification operation in the first main register, performing a second program operation on second memory cells based on the second data stored in the second main register, changing the result of the first verification operation, stored in the first main register, into the first data stored in the first sub-register, performing an additional verification operation on the first memory cells on which the first verification operation has been completed, storing a result of the additional verification operation in the first main register, and performing a second verification operation on the second memory cells.Type: ApplicationFiled: December 28, 2009Publication date: September 30, 2010Inventor: Jung Ryul Ahn
-
Publication number: 20100155818Abstract: A method for fabricating, a vertical channel type nonvolatile memory device includes: alternately forming a plurality of sacrificial layers and a plurality of interlayer dielectric layers over a semiconductor substrate; etching the sacrificial layers and the interlayer dielectric layers to form a plurality of first openings for channel each of which exposes the substrate; filling the first openings to form a plurality of channels protruding from the semiconductor substrate; etching the sacrificial layers and the interlayer dielectric layers to form second openings for removal of the sacrificial layers between the channels; exposing sidewalls of the channels by removing the sacrificial layers exposed by the second openings; and forming a tunnel insulation layer, a charge trap layer, a charge blocking layer, and a conductive layer for gate electrode on the exposed sidewalls of the channels.Type: ApplicationFiled: June 29, 2009Publication date: June 24, 2010Inventors: Heung-Jae Cho, Yong-Soo Kim, Beom-Yong Kim, Won-Joon Choi, Jung-Ryul Ahn
-
Patent number: 7696074Abstract: A method of manufacturing a NAND flash memory device, including the steps of forming gates over a semiconductor substrate; forming a junction region over the semiconductor substrate between the gates; forming a buffer oxide film on the gates and the semiconductor substrate; stripping the buffer oxide film at one side of the gates; forming a nitride film spacers over the sidewalls of the gates; forming a self-aligned contact process (SAC) nitride film and an insulating film over the entire structure; etching regions of the insulating film and the SAC nitride film to form a contact through which the junction region is exposed; and forming a conductive film to bury the contact, thereby forming a contact plug.Type: GrantFiled: June 2, 2006Date of Patent: April 13, 2010Assignee: Hynix Semiconductor Inc.Inventors: Jum Soo Kim, Jung Ryul Ahn
-
Patent number: 7662697Abstract: A method of forming a semiconductor device includes etching a semiconductor substrate to form a first trench having a first width and a first depth; etching the semiconductor substrate to form a second trench having a second width and a second depth, the second trench overlapping the first trench, the second width being greater than the first width, the second depth being less than the first depth, whereby a trench having a dual structure is formed; and forming a first isolation structure within the trench having the dual structure. An embodiment of the present invention relates to a method of forming an isolation structure of a semiconductor device.Type: GrantFiled: May 2, 2006Date of Patent: February 16, 2010Assignee: Hynix Semiconductor Inc.Inventors: Jung Ryul Ahn, Byung Soo Park
-
Patent number: 7655521Abstract: A semiconductor memory device and method of fabricating a semiconductor memory device, wherein a tunnel insulating layer, a first charge trap layer and an isolation mask layer are sequentially stacked over a semiconductor substrate in which a cell region and a peri region are defined. The isolation mask layer, the first charge trap layer, the tunnel insulating layer and the semiconductor substrate are etched to thereby form trenches. An isolation layer is formed within each trench. The first charge trap layer is exposed by removing the isolation mask layer formed in the cell region. A second charge trap layer is formed on the exposed first charge trap layer and the isolation layer. A blocking layer and a control gate are formed over the semiconductor substrate in which the second charge trap layer is formed.Type: GrantFiled: May 20, 2008Date of Patent: February 2, 2010Assignee: Hynix Semiconductor Inc.Inventor: Jung Ryul Ahn
-
Publication number: 20090298289Abstract: The present invention relates to a novel slurry composition for copper polishing, comprising zeolite which is a porous crystalline material for CMP of copper film in a semiconductor manufacturing process. The slurry composition according to the present invention comprises zeolite, an oxidant and a polish promoting agent and may further comprise a corrosion inhibitor, a surfactant, an aminoalcohol, an antiseptic and a dispersion agent and pH is in a range of 1 to 7. The zeolite slurry according to the present invention has advantages of absorbing and removing metal cation generated in CMP process by using zeolite and having a low level of scratches as the zeolite has micropores therein and thus its hardness is low. The slurry composition using zeolite of the present invention is usable to both first and second step polishing of copper damascene process and particularly useful as the first step polishing slurry for copper.Type: ApplicationFiled: March 29, 2007Publication date: December 3, 2009Applicant: TECHNO SEMICHEM CO., LTD.Inventors: Eun-Il Jeong, Hyu-Bum Park, Seok-Ju Kim, Deok-Su Han, Jung-Ryul Ahn, Jong-Kwan Park, Kui-Jong Baek
-
Publication number: 20090053871Abstract: A semiconductor memory device and method of fabricating a semiconductor memory device, wherein a tunnel insulating layer, a first charge trap layer and an isolation mask layer are sequentially stacked over a semiconductor substrate in which a cell region and a peri region are defined. The isolation mask layer, the first charge trap layer, the tunnel insulating layer and the semiconductor substrate are etched to thereby form trenches. An isolation layer is formed within each trench. The first charge trap layer is exposed by removing the isolation mask layer formed in the cell region. A second charge trap layer is formed on the exposed first charge trap layer and the isolation layer. A blocking layer and a control gate are formed over the semiconductor substrate in which the second charge trap layer is formed.Type: ApplicationFiled: May 20, 2008Publication date: February 26, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Jung Ryul AHN
-
Patent number: 7465631Abstract: A non-volatile memory device and a method of manufacturing the same, in which the program speed can be enhanced and the interference phenomenon can be reduced. The non-volatile memory device includes a semiconductor substrate having an active region defined by isolation layers arranged in one direction, a control gate arranged vertically to the direction in which the isolation layers are arranged, a floating gate formed on the active region below the control gate and having a lateral curve so that the floating gate has a width narrowed upwardly, a gate insulating layer formed between the floating gate and the semiconductor substrate, and a dielectric layer formed between the floating gate and the control gate.Type: GrantFiled: December 6, 2006Date of Patent: December 16, 2008Assignee: Hynix Semiconductor Inc.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Publication number: 20080230830Abstract: A nonvolatile memory device and a method of fabricating the same is provided to prevent charges stored in a charge trap layer from moving to neighboring memory cells. The method of fabricating a nonvolatile memory device, includes forming a first dielectric layer on a semiconductor substrate in which active regions are defined by isolation layers, forming a charge trap layer on the first dielectric layer, removing the first dielectric layer and the charge trap layer over the isolation layers, forming a second dielectric layer on the isolation layers including the charge trap layer, and forming a conductive layer on the second dielectric layer.Type: ApplicationFiled: March 21, 2008Publication date: September 25, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Se Jun KIM, Eun Seok CHOI, Kyoung Hwan PARK, Hyun Seung YOO, Myung Shik LEE, Young Ok HONG, Jung Ryul AHN, Yong Top KIM, Kyung Pil HWANG, Won Sic WOO, Jae Young PARK, Ki Hong LEE, Ki Seon PARK, Moon Sig JOO
-
Publication number: 20070235800Abstract: A non-volatile memory device and a method of manufacturing the same, in which the program speed can be enhanced and the interference phenomenon can be reduced. The non-volatile memory device includes a semiconductor substrate having an active region defined by isolation layers arranged in one direction, a control gate arranged vertically to the direction in which the isolation layers are arranged, a floating gate formed on the active region below the control gate and having a lateral curve so that the floating gate has a width narrowed upwardly, a gate insulating layer formed between the floating gate and the semiconductor substrate, and a dielectric layer formed between the floating gate and the control gate.Type: ApplicationFiled: December 6, 2006Publication date: October 11, 2007Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Publication number: 20070155124Abstract: A method of manufacturing a semiconductor device wherein a gate insulating layer and a polysilicon layer are formed over a semiconductor substrate in which a cell region and a peri region are defined. Portions of the polysilicon layer, the gate insulating layer, and the semiconductor substrate of the peri region are etched to form a first trench in the peri region. A first insulating layer is formed on the entire surface so that the first trench is gap filled. Portions of the first insulating layer, the first polysilicon layer, the gate insulating layer, and the semiconductor substrate of the cell region are etched to form second trenches in the cell region. A sidewall oxide layer and a nitride layer are formed within the second trenches, so that the sidewall oxide layer and the nitride layer are laminated. The second trenches are gap-filled with a second insulating layer to form isolation layers.Type: ApplicationFiled: November 7, 2006Publication date: July 5, 2007Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Patent number: 7169670Abstract: Provided is related to a method of forming a semiconductor device comprises steps of: providing a semiconductor substrate having a low voltage region and a high voltage region; forming a pad oxide layer and a pad nitride layer in sequence on the semiconductor substrate; removing the pad nitride layer and the pad oxide layer on the semiconductor substrate of the high voltage region, wherein a surface of the semiconductor substrate of the high voltage region is exposed and recessed; forming a sacrificial oxide layer on the surface of the semiconductor substrate of the high voltage region; removing the sacrificial layer; forming a first gate oxide layer on the surface of the semiconductor substrate of the high voltage region; removing the pad oxide layer and the pad nitride layer left on the semiconductor substrate of the low voltage region, wherein a surface of the semiconductor substrate of the low voltage region is exposed and recessed; and forming a second gate oxide layer on the first gate oxide layer and tType: GrantFiled: June 30, 2004Date of Patent: January 30, 2007Assignee: Hynix Semiconductor Inc.Inventors: Min Kyu Lee, Hee Hyun Chang, Jum Soo Kim, Jung Ryul Ahn
-
Patent number: 7049236Abstract: Disclosed is a method of manufacturing a semiconductor device. A gate electrode, which was formed through existing mask and etch processes, is formed by forming an oxide film protrusion on a field oxide film and forming the gate electrode between the oxide film protrusions. It is thus possible to minimize the critical dimension of the device, easily adjust the size of the device and form a uniform gate electrode over the wafer.Type: GrantFiled: July 18, 2003Date of Patent: May 23, 2006Assignee: Hynix Semiconductor Inc.Inventors: Jum Soo Kim, Jung Ryul Ahn
-
Patent number: 7041555Abstract: Disclosed is a method for manufacturing a flash memory device. In a process of forming a flash memory cell and a select transistor through a process of forming a polysilicon layer for a floating gate, a process of forming a dielectric layer and a process of forming a polysilicon layer for a control gate, the dielectric layer is formed and the dielectric layer in a region where a select transistor will be formed is then removed, thereby forming a select gate line in which the polysilicon layer for the floating gate and the polysilicon layer for the control gate are electrically connected.Type: GrantFiled: June 30, 2004Date of Patent: May 9, 2006Assignee: Hynix Semiconductor Inc.Inventors: Jung Ryul Ahn, Jum Soo Kim
-
Patent number: 7015099Abstract: A method of manufacturing a flash memory cell. The method includes controlling a wall sacrificial oxidization process, a wall oxidization process and a cleaning process of a trench insulating film that are performed before/after a process of forming the trench insulating film for burying a trench to etch the trench insulating film to a desired space. Therefore, it is possible to secure the coupling ratio of a floating gate by maximum and implement a device of a smaller size.Type: GrantFiled: December 3, 2004Date of Patent: March 21, 2006Assignee: Hynix Semiconductor, Inc.Inventors: Jum Soo Kim, Sung Mun Jung, Jung Ryul Ahn, Young Ki Shin, Young Bok Lee