Patents by Inventor Junji Ogawa
Junji Ogawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10444992Abstract: A storage device provides a logical space based on a storage medium that is configured by a plurality of logical areas to the higher-level apparatus, and a base data range exists in the storage medium for each logical area. The storage device reads the base data from the base data range that is corresponded to a write destination logical area to which the write destination logical address belongs, and creates difference data that is an exclusive OR of first data that is the base data and second data that is any one of data based on write data and the write data. The storage device creates compressed difference data by compressing the difference data, writes the compressed difference data to the storage medium, and associates a difference data range that is a range in which the compressed difference data has been written with the write destination logical area.Type: GrantFiled: February 26, 2014Date of Patent: October 15, 2019Assignee: HITACHI, LTD.Inventors: Nagamasa Mizushima, Junji Ogawa, Atsushi Kawamura
-
Patent number: 10360144Abstract: A storage apparatus includes a non-volatile memory and a controller to determine whether or not to compress data at a time when a non-volatile memory device receives the data from a host apparatus. A storage controller transmits a specified logical address range, an update frequency level of the specified logical address range, and specified data to a device controller. The update frequency level may indicate whether data is Hot or Cold. On the basis of the update frequency level of the specified logical address range, the device controller determines whether to compress the specified data. When a determination is made to compress the specified data, the device controller compresses the specified data to generate compressed data, and writes the compressed data into a non-volatile memory which may be a flash memory device. A degradation rank of physical blocks in the flash memory may include at least Young and Old.Type: GrantFiled: February 27, 2015Date of Patent: July 23, 2019Assignee: HITACHI, LTD.Inventors: Masatsugu Oshimi, Yoshihiro Oikawa, Hiroshi Hirayama, Junji Ogawa
-
Publication number: 20190205054Abstract: A storage system according to one aspect of the present invention includes a plurality of storage devices using flash memory as a storage medium. The flash memory used for the storage device may include flash memory configured to operate each cell as a cell capable of storing n-bit information or a cell capable of storing m-bit information (where n<m). The storage system may periodically acquire a number of remaining erasures from the storage device and predict the lifetime of the storage device by using the acquired number of remaining erasures and the storage device operation time. If the predicted lifetime is less than a predetermined value (service life) a predetermined number of cells may be changed to cells capable of storing n-bit information.Type: ApplicationFiled: February 23, 2017Publication date: July 4, 2019Applicant: HITACHI, LTD.Inventors: Yoshihiko FUJII, Shigeo HOMMA, Junji OGAWA, Yoshinori OHIRA
-
Publication number: 20190189239Abstract: A flash memory module includes a flash memory and a controller. The controller acquires information indicating reliability of monitoring target data of the flash memory, specifies a first cell, which is a cell having a threshold voltage level lower than a threshold voltage level of a corresponding cell in expected value data obtained by correcting an error bit of the monitoring target data, among cells in which error bits have occurred of the monitoring target data when it is determined that the reliability indicated by the acquired information is lower than a predetermined condition, and transmits rewrite correction target cell data, which is data corresponding to data of the first cell in the expected value data, to the flash memory. The flash memory injects an electron into the first cell based on a threshold voltage indicated by the rewrite correction target cell data.Type: ApplicationFiled: March 6, 2017Publication date: June 20, 2019Applicant: Hitachi ,Ltd.Inventors: Akifumi SUZUKI, Junji OGAWA
-
Patent number: 10310770Abstract: This nonvolatile memory device has a blockwise-erase nonvolatile memory including a plurality of physical areas, and also has a memory controller which transmits one of a plurality of types of commands to the nonvolatile memory. After an erase command to erase one of the physical areas has been transmitted, but before a response to that erase command is received, the memory controller determines whether to suspend the ongoing erasure of the physical area, on the basis of whether there is a command to be transmitted and/or on the basis of the degree of deterioration of the physical area being erased. If the determination is affirmative, the memory controller transmits a command to the nonvolatile memory to suspend the erasure.Type: GrantFiled: November 5, 2015Date of Patent: June 4, 2019Assignee: HITACHI, LTD.Inventors: Masatsugu Oshimi, Junji Ogawa, Yoshihiro Oikawa
-
Patent number: 10310758Abstract: A second virtual volume having a plurality of second virtual areas is a clone of a first virtual volume having a plurality of first virtual areas. A first real area is allocated from a pool of real areas and based on storage devices to the first virtual volume. A storage controller allocates a second real area to the second virtual area before a write occurs in the second virtual area corresponding to the first virtual area to which the first real area is allocated. A physical area is allocated to a logical area corresponding to the first real area in each storage device, and data based on user data stored in the first real area is stored in the physical area. Each storage device allocates the physical area allocated to the logical area corresponding to the first real area to a logical area corresponding to the second real area.Type: GrantFiled: March 26, 2014Date of Patent: June 4, 2019Assignee: HITACHI, LTD.Inventors: Miho Imazaki, Norio Simozono, Junji Ogawa, Tomohiro Yoshihara, Akira Yamamoto, Hiroaki Akutsu
-
Patent number: 10229742Abstract: A flash memory controller is configured to hold a read pattern defining an order of selection of read options specifying a parameter value for a read from the flash memory chip. The flash memory controller is configured to execute error correction on data read from the flash memory chip in accordance with the read command. The flash memory controller is configured to designate a next read option specified in the read pattern to read the data from the flash memory chip in a case where all errors in the read data are not corrected by the error correction.Type: GrantFiled: June 19, 2015Date of Patent: March 12, 2019Assignee: Hitachi, Ltd.Inventors: Yohei Hazama, Junji Ogawa, Kenta Ninose
-
Publication number: 20190073330Abstract: To increase the number of selectable chips without adding a signal line to a general purpose memory controller. A semiconductor storage device includes a memory controller, a plurality of memory chips, a selection unit which is connected to the memory controller and is connected with the plurality of memory chips to be able to select any one of the plurality of memory chips, and a switch unit which is connected to the memory controller and the selection unit. The memory controller and the selection unit are connected by a signal line for transmitting a first signal outputted from the memory controller and configured to select the memory chips. The memory controller and the switch unit are connected by a signal line for transmitting a second signal outputted from the memory controller and configured to select the memory chips.Type: ApplicationFiled: September 26, 2016Publication date: March 7, 2019Inventors: Yasuhiro IKEDA, Yutaka UEMATSU, Shungo OKABE, Akihiro INAMURA, Takahiko IWASAKI, Junji OGAWA
-
Patent number: 10146435Abstract: A storage system includes a plurality of storage devices, each including a storage medium and a compression function for data, and a storage controller coupled to the plurality of storage devices. The storage controller includes compression necessity information indicating necessity of compression of the data in a write command to be transmitted to a storage device at a write destination among the plurality of storage devices. The storage device at the write destination writes, when the compression necessity information included in the received write command indicates that compression is unnecessary, the data in the storage medium without compressing the data.Type: GrantFiled: July 31, 2013Date of Patent: December 4, 2018Assignee: Hitachi, Ltd.Inventors: Kenta Ninose, Junji Ogawa
-
Patent number: 10102060Abstract: In a storage apparatus including a storage medium including a plurality of pages as a unit of reading and writing data, a first data block including a data block received from a higher-level device is generated, a second data block of a predetermined size including one or more undivided first data blocks is generated, a third data block in which a correction code is added to the second data block is generated, the third data block is stored in a page buffer, and one or more of the third data blocks stored in the page buffer is written in a page, which is a write destination, out of the pages of the storage medium.Type: GrantFiled: August 30, 2013Date of Patent: October 16, 2018Assignee: Hitachi, Ltd.Inventors: Hideyuki Koseki, Takashi Tsunehiro, Junji Ogawa, Nagamasa Mizushima, Atsushi Kawamura
-
Publication number: 20180285012Abstract: An information processing apparatus includes a memory and a processor and accesses a first storage device and a second storage device wherein an access speed of the second storage device is higher than an access speed of the first storage device. The memory stores information relating to a request in a request from the information processing apparatus to the second storage device. The processor, which is connected to the memory, determines a load on the second storage device based on the information relating to the request.Type: ApplicationFiled: March 19, 2018Publication date: October 4, 2018Applicant: FUJITSU LIMITEDInventors: Satoshi Kazama, Shinya KUWAMURA, Eiji Yoshida, JUNJI OGAWA
-
Patent number: 10089033Abstract: A storage system according to the present invention has a plurality of flash packages equipped with a deduplication function. When a storage controller transmits a write data and a feature value of write data to a flash package, the flash package compares contents of the write data with data having a same feature value as the feature value of the write data. As a result of the comparison, if there is no corresponding data, the write data is stored in the flash memory, but if there is a corresponding data, the new data will not be stored. Thus, a greater number of data can be stored in the flash memory while preventing deterioration of performance.Type: GrantFiled: April 24, 2014Date of Patent: October 2, 2018Assignee: Hitachi, Ltd.Inventors: Akira Yamamoto, Junji Ogawa, Norio Shimozono, Yoshihiro Yoshii, Kazuei Hironaka, Atsushi Kawamura
-
Patent number: 10061710Abstract: The present invention provides a storage device adopting a semiconductor device as a storage media having a nonvolatile property and must be erased for writing data, wherein the device divides and manages a logical storage space provided to a higher level device in logical page units, and manages a virtual address space which is a linear address space to which multiple physical blocks of the semiconductor device are mapped. The storage device uses a page mapping table managing a correspondence between a logical page and an address in the virtual address space, and a virtual address configuration information managing a correspondence between an area in the virtual address space and a physical block, in order to manage the correspondence between the respective logical pages and storage areas of the semiconductor device.Type: GrantFiled: January 29, 2014Date of Patent: August 28, 2018Assignee: Hitachi, Ltd.Inventors: Atsushi Kawamura, Junji Ogawa
-
Publication number: 20180196622Abstract: This nonvolatile memory device has a blockwise-erase nonvolatile memory including a plurality of physical areas, and also has a memory controller which transmits one of a plurality of types of commands to the nonvolatile memory. After an erase command to erase one of the physical areas has been transmitted, but before a response to that erase command is received, the memory controller determines whether to suspend the ongoing erasure of the physical area, on the basis of whether there is a command to be transmitted and/or on the basis of the degree of deterioration of the physical area being erased. If the determination is affirmative, the memory controller transmits a command to the nonvolatile memory to suspend the erasure.Type: ApplicationFiled: November 5, 2015Publication date: July 12, 2018Inventors: Masatsugu OSHIMI, Junji OGAWA, Yoshihiro OIKAWA
-
Patent number: 9946616Abstract: A storage apparatus includes: a plurality of flash memory devices each including: a plurality of flash memory chips each including a plurality of physical blocks being data erasure units; and a flash controller configured to provide logical storage areas by associating at least one of the plurality of physical blocks with the logical storage areas; and a RAID controller configured to: manage a plurality of virtual drives each including a part of the logical storage areas provided by each of the plurality of flash memory devices; and control the plurality of virtual drives as a RAID group.Type: GrantFiled: January 29, 2014Date of Patent: April 17, 2018Assignee: Hitachi, Ltd.Inventors: Hideo Saito, Junji Ogawa, Hiroaki Akutsu, Hideyuki Koseki, Atsushi Kawamura
-
Publication number: 20180067676Abstract: A storage device according to an aspect of the present invention comprises a plurality of memory devices and a storage controller. The memory devices provide the storage controller with a storage space which comprises a plurality of sectors, each said sector including a write data memory region and an inspection code memory region. When the memory devices receive a read request from the storage controller, if the sector which is the subject of the read request has not been written to, an inspection code is generated on the basis of information included in the read request, and data of a prescribed pattern is transmitted with the inspection code to the storage controller.Type: ApplicationFiled: June 4, 2015Publication date: March 8, 2018Applicant: HITACHI, LTD.Inventors: Wenhan SHI, Masashi NAKANO, Junji OGAWA, Akira MATSUI
-
Publication number: 20180061498Abstract: A flash memory controller is configured to hold a read pattern defining an order of selection of read options specifying a parameter value for a read from the flash memory chip. The flash memory controller is configured to execute error correction on data read from the flash memory chip in accordance with the read command. The flash memory controller is configured to designate a next read option specified in the read pattern to read the data from the flash memory chip in a case where all errors in the read data are not corrected by the error correction.Type: ApplicationFiled: June 19, 2015Publication date: March 1, 2018Applicant: Hitachi, Ltd.Inventors: Yohei HAZAMA, Junji OGAWA, Kenta NINOSE
-
Publication number: 20170351602Abstract: To determine whether or not to data is compressed at a timing when a non-volatile memory device receives the data from a host apparatus. A storage controller transmits a specified logical address range, an update frequency level of the specified logical address range, and specified data to a device controller. On the basis of the update frequency level of the specified logical address range, the device controller determines whether the specified data is compressed or not. When determination is made that the specified data is compressed, the device controller compresses the specified data to generate compressed data, and writes the compressed data into a non-volatile memory. When determination is made that the specified data is not compressed, the device controller writes the specified data into the non-volatile memory.Type: ApplicationFiled: February 27, 2015Publication date: December 7, 2017Applicant: HITACHI, LTD.Inventors: Masatsugu OSHIMI, Yoshihiro OIKAWA, Hiroshi HIRAYAMA, Junji OGAWA
-
Patent number: 9778986Abstract: The storage system according to the present invention comprises a controller, and multiple storage device constituting a RAID group. When storing write data to multiple discontinuous areas within stripes of a storage device, the storage system transmits a new data transmission command containing information for specifying the multiple discontinuous areas and a write data to the storage device, and thereafter, receives an intermediate parity generated from multiple write data and data before update of the multiple write data from the storage device, and then transmits the received intermediate parity and an intermediate parity transmission command to the storage device storing the parity.Type: GrantFiled: March 28, 2014Date of Patent: October 3, 2017Assignee: HITACHI, LTD.Inventors: Tomohiro Yoshihara, Akira Yamamoto, Shigeo Homma, Junji Ogawa
-
Patent number: 9727246Abstract: An example of the invention is a memory device including a controller and a plurality of randomly accessible memories that are capable of storing user data from a host. The controller includes data management information managing correspondence relations between address areas to be designated by the host and the plurality of memories, and compression policy management information managing associations of the address areas to be designated by the host with priorities in compressing user data to be stored in the plurality of memories. The controller is configured to determine a compression policy associated with a designated address area included in an access request from the host based on a priority associated with the designated address area and information on free space of the plurality of memories.Type: GrantFiled: May 22, 2013Date of Patent: August 8, 2017Assignee: Hitachi, Ltd.Inventors: Satoru Watanabe, Junji Ogawa, Nagamasa Mizushima