Patents by Inventor Michael John Sebastian Smith
Michael John Sebastian Smith has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8705240Abstract: One embodiment of the present invention sets forth a heat spreader module for dissipating thermal heat generated by electronic components. The assembly comprises a printed circuit board (PCB), electronic components disposed on the PCB, a thermal interface material (TIM) thermally coupled to the electronic components, and a heat spreader plate thermally coupled to the TIM. The heat spreader plate includes an embossed pattern. Consequently, surface area available for heat conduction between the heat spreader plate and surrounding medium may be increased relative to the prior art designs.Type: GrantFiled: September 14, 2012Date of Patent: April 22, 2014Assignee: Google Inc.Inventors: Wael O. Zohni, William L. Schmidt, Michael John Sebastian Smith, Jeremy Matthew Plunkett
-
Patent number: 8675429Abstract: A system is provided for high-speed communication between a memory controller and a plurality of memory devices. A memory controller, and a plurality of memory devices are provided. Additionally, at least one channel is included for providing electrical communication between the memory controller and the plurality of memory devices, an impedance of the channel being at least partially controlled using High Density Interconnect (HDI) technology.Type: GrantFiled: August 29, 2012Date of Patent: March 18, 2014Assignee: Google Inc.Inventors: Min Wang, Philip Arnold Ferolito, Suresh Natarajan Rajan, Michael John Sebastian Smith
-
Patent number: 8671244Abstract: An apparatus includes multiple first memory circuits, each first memory circuit being associated with a first memory standard, where the first memory standard defines a first set of control signals that each first memory circuit circuits is operable to accept and defines a first version of a protocol. The apparatus also includes an interface circuit coupled to the first memory circuits, in which the interface circuit is operable to emulate at least one second memory circuit, each second memory circuit being associated with a second different memory standard. The second different memory standard defines a second set of control signals that the emulated second memory circuit is operable to accept and defines a second different version of a protocol. Both the first version of the protocol and the second different version of the protocol are associated either with DDR2 dynamic random access memory (DRAM) or with DDR3 DRAM.Type: GrantFiled: July 13, 2011Date of Patent: March 11, 2014Assignee: Google Inc.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Patent number: 8667312Abstract: A memory circuit power management system and method are provided. An interface circuit is in communication with a plurality of memory circuits and a system. In use, the interface circuit is operable to perform a power management operation in association with only a portion of the memory circuits.Type: GrantFiled: May 14, 2012Date of Patent: March 4, 2014Assignee: Google Inc.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Patent number: 8631193Abstract: One embodiment of the present invention sets forth an abstracted memory subsystem comprising abstracted memories, which each may be configured to present memory related characteristics onto a memory system interface. The characteristics can be presented on the memory system interface via logic signals or protocol exchanges, and the characteristics may include any one or more of, an address space, a protocol, a memory type, a power management rule, a number of pipeline stages, a number of banks, a mapping to physical banks, a number of ranks, a timing characteristic, an address decoding option, a bus turnaround time parameter, an additional signal assertion, a sub-rank, a number of planes, or other memory-related characteristics. Some embodiments include an intelligent register device and/or, an intelligent buffer device. One advantage of the disclosed subsystem is that memory performance may be optimized regardless of the specific protocols used by the underlying memory hardware devices.Type: GrantFiled: May 17, 2012Date of Patent: January 14, 2014Assignee: Google Inc.Inventors: Michael John Sebastian Smith, Suresh Natarajan Rajan, David T Wang
-
Patent number: 8615679Abstract: One embodiment of the present invention sets forth a memory module that includes at least one memory chip, and an intelligent chip coupled to the at least one memory chip and a memory controller, where the intelligent chip is configured to implement at least a part of a RAS feature. The disclosed architecture allows one or more RAS features to be implemented locally to the memory module using one or more intelligent register chips, one or more intelligent buffer chips, or some combination thereof. Such an approach not only increases the effectiveness of certain RAS features that were available in prior art systems, but also enables the implementation of certain RAS features that were not available in prior art systems.Type: GrantFiled: September 14, 2012Date of Patent: December 24, 2013Assignee: Google Inc.Inventors: Michael John Sebastian Smith, Suresh Natarajan Rajan
-
Patent number: 8601204Abstract: A memory apparatus includes multiple memory circuits an interface circuit having one or more first components of a first type and one or more second components of a second type different from the first type, each of the one or more first components and second components being electrically couplable to a host system. The interface circuit is operable to present to the host system a simulated memory circuit where there is a difference in at least one aspect between the simulated memory circuit and at least one memory circuit of the plurality of memory circuits. The at least one aspect includes a timing that relates to a refresh operation latency, in which each memory circuit of the plurality of memory circuits is electrically coupled to at least one first component and to at least one second component.Type: GrantFiled: July 13, 2011Date of Patent: December 3, 2013Assignee: Google Inc.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Patent number: 8595419Abstract: A memory apparatus includes multiple memory circuits and an interface circuit to present to a host system emulated memory circuits. The interface circuit includes a first component of a first type and a second component of a second type, the first component and the second component being operable to present a host-system interface to the host system and to present a memory-circuit interface to the plurality of memory circuits, in which there is a difference in at least one aspect between the host-system interface and the memory circuit interface. At least one of the first and second components is operable to identify one or more memory circuits that is not being accessed and to perform a power-saving operation on the one or more memory circuits identified as not being accessed, where the power-saving operation includes placing the memory circuits identified as not being accessed in a precharge power down mode.Type: GrantFiled: July 13, 2011Date of Patent: November 26, 2013Assignee: Google Inc.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Patent number: 8566516Abstract: One embodiment sets forth an interface circuit configured to manage refresh command sequences that includes a system interface adapted to receive a refresh command from a memory controller, clock frequency detection circuitry configured to determine the timing for issuing staggered refresh commands to two or more memory devices coupled to the interface circuit based on the refresh command received from the memory controller, and at least two refresh command sequence outputs configured to generate the staggered refresh commands for the two or more memory devices.Type: GrantFiled: October 30, 2007Date of Patent: October 22, 2013Assignee: Google Inc.Inventors: Keith R. Schakel, Suresh Natarajan Rajan, Michael John Sebastian Smith, David T. Wang
-
Publication number: 20130191585Abstract: An apparatus includes multiple first memory circuits, each first memory circuit being associated with a first memory standard, where the first memory standard defines a first set of control signals that each first memory circuit circuits is operable to accept. The apparatus also includes an interface circuit coupled to the first memory circuits, in which the interface circuit is operable to emulate at least one second memory circuit, each second memory circuit being associated with a second different memory standard.Type: ApplicationFiled: September 14, 2012Publication date: July 25, 2013Applicant: GOOGLE INC.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Publication number: 20130188424Abstract: A method includes: receiving first information in association with a first operation to be performed on at least one of multiple flash memory circuits; storing at least a portion of the first information; receiving second information in association with a second operation to be performed on at least one of the multiple flash memory circuits, in which the second operation is a read operation or a write operation; receiving data from the flash memory circuits based on at least the first information and storing the data in a buffer; and performing the second operation utilizing the stored portion of the first information in addition to the second information on the data in the buffer.Type: ApplicationFiled: September 14, 2012Publication date: July 25, 2013Applicant: GOOGLE INC.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Publication number: 20130132661Abstract: One embodiment sets forth an interface circuit configured to manage refresh command sequences that includes a system interface adapted to receive a refresh command from a memory controller, clock frequency detection circuitry configured to determine the timing for issuing staggered refresh commands to two or more memory devices coupled to the interface circuit based on the refresh command received from the memory controller, and at least two refresh command sequence outputs configured to generate the staggered refresh commands for the two or more memory devicesType: ApplicationFiled: September 14, 2012Publication date: May 23, 2013Applicants: Google Inc., MetaRAM, Inc.Inventors: Keith R. Schakel, Suresh Natarajan Rajan, Michael John Sebastian Smith, David T. Wang
-
Publication number: 20130132779Abstract: One embodiment of the present invention sets forth a memory module that includes at least one memory chip, and an intelligent chip coupled to the at least one memory chip and a memory controller, where the intelligent chip is configured to implement at least a part of a RAS feature. The disclosed architecture allows one or more RAS features to be implemented locally to the memory module using one or more intelligent register chips, one or more intelligent buffer chips, or some combination thereof. Such an approach not only increases the effectiveness of certain RAS features that were available in prior art systems, but also enables the implementation of certain RAS features that were not available in prior art systems.Type: ApplicationFiled: September 14, 2012Publication date: May 23, 2013Applicant: GOOGLE, INC.Inventors: Michael John Sebastian Smith, Suresh Natarajan Rajan
-
Patent number: 8446781Abstract: A system is provided for multi-rank, partial-width memory modules. A memory controller is provided. Additionally, a memory bus is provided. Further, a memory module with a plurality of ranks of memory circuits is provided, the memory module including a first number of data pins that is less than a second number of data pins of the memory bus.Type: GrantFiled: March 2, 2012Date of Patent: May 21, 2013Assignee: Google Inc.Inventors: Suresh Natarajan Rajan, Michael John Sebastian Smith
-
Publication number: 20130103377Abstract: An apparatus and method are provided for communicating with a plurality of physical memory circuits. In use, at least one virtual memory circuit is simulated where at least one aspect (e.g. power-related aspect, etc.) of such virtual memory circuit(s) is different from at least one aspect of at least one of the physical memory circuits. Further, in various embodiments, such simulation may be carried out by a system (or component thereof), an interface circuit, etc.Type: ApplicationFiled: September 14, 2012Publication date: April 25, 2013Applicant: GOOGLE INC.Inventors: Suresh Natarajan Rajan, Michael John Sebastian Smith, David T. Wang
-
Publication number: 20130103897Abstract: A memory circuit system and method are provided. An interface circuit is capable of communication with a plurality of memory circuits and a system. In use, the interface circuit is operable to translate an address associated with a command communicated between the system and the memory circuits.Type: ApplicationFiled: September 14, 2012Publication date: April 25, 2013Applicant: GOOGLE INC.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Patent number: 8397013Abstract: One embodiment of the present invention sets forth a hybrid memory module that combines memory devices of different types while presenting a single technology interface. The hybrid memory module includes a number of super-stacks and a first interface configured to transmit data between the super-stacks and a memory controller. Each super-stack includes a number of sub-stacks, a super-controller configured to control the sub-stacks, and a second interface configured to transmit data between the sub-stacks and the first interface. Combining memory devices of different types allows utilizing the favorable properties of each type of the memory devices, while hiding their unfavorable properties from the memory controller.Type: GrantFiled: March 27, 2008Date of Patent: March 12, 2013Assignee: Google Inc.Inventors: Daniel L. Rosenband, Frederick Daniel Weber, Michael John Sebastian Smith
-
Patent number: 8359187Abstract: A system and method are provided for simulating a different number of memory circuits. Included is an interface circuit in communication with a first number of memory circuits and a system. Such interface circuit is operable to interface the memory circuits and the system for simulating at least one memory circuit of a second number. Further, the interface circuit interfaces a majority of address or control signals of the memory circuits.Type: GrantFiled: July 31, 2006Date of Patent: January 22, 2013Assignee: Google Inc.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Publication number: 20130007399Abstract: A system and method are provided for adjusting the timing of signals associated with a memory system. A memory controller is provided. Additionally, at least one memory module is provided. Further, at least one interface circuit is provided, the interface circuit capable of adjusting timing of signals associated with one or more of the memory controller and the at least one memory module.Type: ApplicationFiled: September 13, 2012Publication date: January 3, 2013Applicant: GOOGLE INC.Inventors: Michael John Sebastian Smith, Daniel L. Rosenband, David T. Wang, Suresh Natarajan Rajan
-
Patent number: 8340953Abstract: A system and method are provided including a component in communication with a plurality of memory circuits and a system. The component is operable to interface the memory circuits an the system for simulating at least one memory circuit with at least one aspect that is different from at least one aspect of at least one of the plurality of memory circuits. The component is further operable to perform a power saving operation.Type: GrantFiled: October 26, 2006Date of Patent: December 25, 2012Assignee: Google, Inc.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber