Patents by Inventor Naoki Yasuda
Naoki Yasuda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180254279Abstract: According to one embodiment, a semiconductor memory device includes a stacked body including a plurality of electrode members and a plurality of insulating members, each of the electrode members and each of the insulating members being stacked alternately in a first direction on the substrate. The semiconductor memory device also includes a memory hole that extends in the stacked body in the first direction and a semiconductor member that is disposed to extend in the memory hole in the first direction. The semiconductor memory device also includes a memory member that is disposed between the semiconductor member and the plurality of electrode members. The plurality of electrode members including a first electrode member and a second electrode member, a thickness of the memory member at the position of the first electrode member being greater than a thickness of the memory member at the position of the second electrode member.Type: ApplicationFiled: May 1, 2018Publication date: September 6, 2018Applicant: Toshiba Memory CorporationInventor: Naoki Yasuda
-
Publication number: 20180175048Abstract: A nonvolatile semiconductor storage device having a control gate formed on a semiconductor substrate and including a cylindrical through hole. A block insulating film, a charge storage film, a tunnel insulating film, and a semiconductor layer are formed on a side surface of the control gate inside the through hole. The tunnel insulating film includes a first insulating film having SiO2 as a base material and containing an element that lowers a band gap of the base material by being added. A density and a density gradient of the element monotonously increase from the semiconductor layer toward the charge storage film.Type: ApplicationFiled: January 30, 2018Publication date: June 21, 2018Applicant: Toshiba Memory CorporationInventors: Naoki YASUDA, Masaru KITO
-
Patent number: 9991274Abstract: According to one embodiment, a semiconductor memory device includes a stacked body including a plurality of electrode members and a plurality of insulating members, each of the electrode members and each of the insulating members being stacked alternately in a first direction on the substrate. The semiconductor memory device also includes a memory hole that extends in the stacked body in the first direction and a semiconductor member that is disposed to extend in the memory hole in the first direction. The semiconductor memory device also includes a memory member that is disposed between the semiconductor member and the plurality of electrode members. The plurality of electrode members including a first electrode member and a second electrode member, a thickness of the memory member at the position of the first electrode member being greater than a thickness of the memory member at the position of the second electrode member.Type: GrantFiled: November 4, 2016Date of Patent: June 5, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Naoki Yasuda
-
Publication number: 20180138190Abstract: A semiconductor memory device includes a plurality of electrode layers stacked in a first direction; a semiconductor layer of a columnar shape extending through the electrode layers in the first direction; and a plurality of floating gates provided between the electrode layers and the semiconductor layer respectively. The floating gates surround the semiconductor layer. A gate length in a first direction of a floating gate positioned between one of the electrode layers and the semiconductor layer is longer than a layer thickness in the first direction of the one of the electrode layers. A ratio of the layer thickness of the one of the electrode layers to the gate length has a positive correlation with an outer diameter of a first portion of the semiconductor layer surrounded by the floating gate in a second direction from the semiconductor layer toward the one of the electrode layers.Type: ApplicationFiled: December 26, 2017Publication date: May 17, 2018Applicant: TOSHIBA MEMORY CORPORATIONInventor: Naoki YASUDA
-
Patent number: 9953996Abstract: According to one embodiment, a semiconductor memory device includes a substrate, a stacked body, a semiconductor pillar, and a charge storage film. The stacked body is provided on the substrate. The stacked body includes a plurality of first insulating films and a plurality of electrode films alternately stacked one layer by one layer. The semiconductor pillar is provided inside the stacked body and extends in a stacking direction of the stacked body. The charge storage film is provided between the semiconductor pillar and each of the electrode films. The plurality of first insulating films include a first portion surrounding the semiconductor pillar and a second portion provided between the first portion and the semiconductor pillar, the second portion having a dielectric constant higher than a dielectric constant of the first portion.Type: GrantFiled: July 26, 2016Date of Patent: April 24, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Naoki Yasuda
-
Patent number: 9917095Abstract: A nonvolatile semiconductor storage device having a control gate formed on a semiconductor substrate and including a cylindrical through hole. A block insulating film, a charge storage film, a tunnel insulating film, and a semiconductor layer are formed on a side surface of the control gate inside the through hole. The tunnel insulating film includes a first insulating film having SiO2 as a base material and containing an element that lowers a band gap of the base material by being added. A density and a density gradient of the element monotonously increase from the semiconductor layer toward the charge storage film.Type: GrantFiled: October 26, 2016Date of Patent: March 13, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Naoki Yasuda, Masaru Kito
-
Patent number: 9893075Abstract: A semiconductor memory device includes a plurality of electrode layers stacked in a first direction; a semiconductor layer of a columnar shape extending through the electrode layers in the first direction; and a plurality of floating gates provided between the electrode layers and the semiconductor layer respectively. The floating gates surround the semiconductor layer. A gate length in a first direction of a floating gate positioned between one of the electrode layers and the semiconductor layer is longer than a layer thickness in the first direction of the one of the electrode layers. A ratio of the layer thickness of the one of the electrode layers to the gate length has a positive correlation with an outer diameter of a first portion of the semiconductor layer surrounded by the floating gate in a second direction from the semiconductor layer toward the one of the electrode layers.Type: GrantFiled: March 13, 2017Date of Patent: February 13, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Naoki Yasuda
-
Patent number: 9786678Abstract: According to an embodiment, a nonvolatile semiconductor memory device comprises a plurality of conductive layers stacked in a first direction via an inter-layer insulating layer. In addition, the nonvolatile semiconductor memory device comprises: a semiconductor layer having the first direction as a longer direction; a tunnel insulating layer contacting a side surface of the semiconductor layer; a charge accumulation layer contacting a side surface of the tunnel insulating layer; and a block insulating layer contacting a portion facing the conductive layer, of a side surface of the charge accumulation layer. Moreover, the portion facing the conductive layer, of the charge accumulation layer is thinner compared to a portion facing the inter-layer insulating layer, of the charge accumulation layer.Type: GrantFiled: July 14, 2015Date of Patent: October 10, 2017Assignee: TOSHIBA MEMORY CORPORATIONInventors: Katsuyuki Sekine, Masaaki Higuchi, Masao Shingu, Hirokazu Ishigaki, Naoki Yasuda
-
Publication number: 20170229475Abstract: According to one embodiment, a semiconductor memory device includes a substrate, a stacked body, a semiconductor pillar, and a charge storage film. The stacked body is provided on the substrate. The stacked body includes a plurality of first insulating films and a plurality of electrode films alternately stacked one layer by one layer. The semiconductor pillar is provided inside the stacked body and extends in a stacking direction of the stacked body. The charge storage film is provided between the semiconductor pillar and each of the electrode films. The plurality of first insulating films include a first portion surrounding the semiconductor pillar and a second portion provided between the first portion and the semiconductor pillar, the second portion having a dielectric constant higher than a dielectric constant of the first portion.Type: ApplicationFiled: July 26, 2016Publication date: August 10, 2017Applicant: Kabushiki Kaisha ToshibaInventor: Naoki YASUDA
-
Patent number: 9620653Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: GrantFiled: December 16, 2015Date of Patent: April 11, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Masao Shingu, Jun Fujiki, Naoki Yasuda, Koichi Muraoka
-
Publication number: 20170077109Abstract: According to one embodiment, a semiconductor memory device includes a stacked body including a plurality of electrode members and a plurality of insulating members, each of the electrode members and each of the insulating members being stacked alternately in a first direction on the substrate. The semiconductor memory device also includes a memory hole that extends in the stacked body in the first direction and a semiconductor member that is disposed to extend in the memory hole in the first direction. The semiconductor memory device also includes a memory member that is disposed between the semiconductor member and the plurality of electrode members. The plurality of electrode members including a first electrode member and a second electrode member, a thickness of the memory member at the position of the first electrode member being greater than a thickness of the memory member at the position of the second electrode member.Type: ApplicationFiled: November 4, 2016Publication date: March 16, 2017Applicant: Kabushiki Kaisha ToshibaInventor: Naoki YASUDA
-
Patent number: 9590117Abstract: A nonvolatile semiconductor memory device includes a charge storage layer on a first insulating film, a second insulating film which is provided on the charge storage layer, formed of layers, and a control gate electrode on the second insulating film. The second insulating film includes a bottom layer (A) provided just above the charge storage layer, a top layer (C) provided just below the control gate electrode, and a middle layer (B) provided between the bottom layer (A) and the top layer (C). The middle layer (B) has higher barrier height and lower dielectric constant than both the bottom layer (A) and the top layer (C). The average coordination number of the middle layer (B) is smaller than both the average coordination number of the top layer (C) and the average coordination number of the bottom layer (A).Type: GrantFiled: May 31, 2016Date of Patent: March 7, 2017Assignee: KABUSHIKI KAISHA TOSHIBAInventor: Naoki Yasuda
-
Publication number: 20170053924Abstract: According to one embodiment, a control gate is formed on the semiconductor substrate and includes a cylindrical through hole. A block insulating film, a charge storage film, a tunnel insulating film, and a semiconductor layer are formed on a side surface of the control gate inside the through hole. The tunnel insulating film comprises a first insulating film having SiO2 as a base material and containing an element that lowers a band gap of the base material by being added. A density and a density gradient of the element monotonously increase from the semiconductor layer toward the charge storage film.Type: ApplicationFiled: October 26, 2016Publication date: February 23, 2017Applicant: Kabushiki Kaisha ToshibaInventors: Naoki YASUDA, Masaru Kito
-
Patent number: 9513852Abstract: A print instruction device includes an obtaining unit, a detection unit, and a processing unit. The obtaining unit obtains image data including a photographic image and a code image. The detection unit detects the code image from the image data obtained by the obtaining unit. The processing unit performs, for the image data obtained by the obtaining unit, a halftoning process on the photographic image and performs no halftoning process on the code image.Type: GrantFiled: July 21, 2015Date of Patent: December 6, 2016Assignee: FUJI XEROX CO., LTD.Inventors: Hiroo Yoshida, Naoki Yasuda, Shingo Kato
-
Publication number: 20160349333Abstract: An ICP analyzer 100 includes a self-oscillation radio-frequency power supply unit 120 for supplying radio-frequency power for generating plasma to an induction coil 111 wound around a plasma torch 110. To check the type of plasma torch 110, the analyzer 100 further includes: a frequency measurement section 121 for measuring an output frequency of the power supply unit 120; a storage unit 190 holding a reference output frequency for each type of plasma torch; and a torch checker 132 for determining whether or not the output frequency measured by the frequency measurement section 121 after the plasma is lit agrees with any one of the reference output frequencies, and for giving notification of the determination result.Type: ApplicationFiled: May 25, 2016Publication date: December 1, 2016Applicant: SHIMADZU CORPORATIONInventor: Naoki YASUDA
-
Patent number: 9508739Abstract: According to one embodiment, a semiconductor memory device includes a stacked body including a plurality of electrode members and a plurality of insulating members, each of the electrode members and each of the insulating members being stacked alternately in a first direction on the substrate. The semiconductor memory device also includes a memory hole that extends in the stacked body in the first direction and a semiconductor member that is disposed to extend in the memory hole in the first direction. The semiconductor memory device also includes a memory member that is disposed between the semiconductor member and the plurality of electrode members. The plurality of electrode members including a first electrode member and a second electrode member, a thickness of the memory member at the position of the first electrode member being greater than a thickness of the memory member at the position of the second electrode member.Type: GrantFiled: March 12, 2015Date of Patent: November 29, 2016Assignee: Kabushiki Kaisha ToshibaInventor: Naoki Yasuda
-
Patent number: 9496278Abstract: A nonvolatile semiconductor storage device includes a plurality of electrode films stacked in a first direction; a silicon pillar piercing the stacked electrode films and separated therefrom by a block insulating film; a charge storage film provided between the block insulating film and the silicon pillar; and a tunnel insulating film provided between the charge storage film and the silicon pillar. The tunnel insulating film comprises a first insulating film having silicon oxide as a base material and containing an added element, wherein a density of the element increases from the silicon pillar toward the charge storage film.Type: GrantFiled: November 18, 2015Date of Patent: November 15, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Naoki Yasuda, Masaru Kito
-
Publication number: 20160276495Abstract: A nonvolatile semiconductor memory device includes a charge storage layer on a first insulating film, a second insulating film which is provided on the charge storage layer, formed of layers, and a control gate electrode on the second insulating film. The second insulating film includes a bottom layer (A) provided just above the charge storage layer, a top layer (C) provided just below the control gate electrode, and a middle layer (B) provided between the bottom layer (A) and the top layer (C). The middle layer (B) has higher barrier height and lower dielectric constant than both the bottom layer (A) and the top layer (C). The average coordination number of the middle layer (B) is smaller than both the average coordination number of the top layer (C) and the average coordination number of the bottom layer (A).Type: ApplicationFiled: May 31, 2016Publication date: September 22, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Naoki YASUDA
-
Patent number: 9425207Abstract: According to one embodiment, a non-volatile memory device includes first electrodes, at least one first semiconductor layer, a first memory film, second electrodes, at least one second semiconductor layer, and a second memory film. The first electrodes are stacked in a first direction. The one first semiconductor layer extends in the first direction through the first electrodes. The first memory film is provided between each of the first electrodes and the one first semiconductor layer. The second electrodes are stacked in the first direction and provided together with the first electrodes in a second direction orthogonal to the first direction. The one second semiconductor layer extends in the first direction through the second electrodes. The second memory film is provided between each of the second electrodes and the one second semiconductor layer. An outer diameter of the first memory film is larger than that of the second memory film.Type: GrantFiled: October 23, 2014Date of Patent: August 23, 2016Assignee: Kabushiki Kaisha ToshibaInventor: Naoki Yasuda
-
Publication number: 20160210089Abstract: A print instruction device includes an obtaining unit, a detection unit, and a processing unit. The obtaining unit obtains image data including a photographic image and a code image. The detection unit detects the code image from the image data obtained by the obtaining unit. The processing unit performs, for the image data obtained by the obtaining unit, a halftoning process on the photographic image and performs no halftoning process on the code image.Type: ApplicationFiled: July 21, 2015Publication date: July 21, 2016Applicant: FUJI XEROX CO., LTD.Inventors: Hiroo YOSHIDA, Naoki YASUDA, Shingo KATO