Patents by Inventor Naoki Yasuda
Naoki Yasuda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8846148Abstract: A composition for chemical vapor deposition film-formation comprising a borazine compound represented by the Chemical Formula 1 satisfying at least one of a condition that content of each halogen atom in the composition is 100 ppb or less or a condition that content of each metal element in the composition is 100 ppb or less. In the Chemical Formula 1, R1 may be the same or different, and is hydrogen atom, alkyl group, alkenyl group or alkynyl group, and at least one thereof is hydrogen atom; R2 may be the same or different, and is hydrogen atom, alkyl group, alkenyl group or alkynyl group, and at least one thereof is alkyl group, alkenyl group or alkynyl group.Type: GrantFiled: November 15, 2006Date of Patent: September 30, 2014Assignee: Nippon Shokubai Co., Ltd.Inventors: Teruhiko Kumada, Hideharu Nobutoki, Naoki Yasuda, Tetsuya Yamamoto, Yasutaka Nakatani, Takuya Kamiyama
-
Publication number: 20140286098Abstract: A nonvolatile semiconductor memory device according to an embodiment includes a memory string having a plurality of electrically rewritable memory transistors connected in series therein. The memory string includes a first semiconductor layer including a columnar portion extending in a perpendicular direction to a substrate; a tunnel insulating film formed surrounding a side surface of the columnar portion; a charge storage film formed surrounding the tunnel insulating film; a block insulating film formed surrounding the charge storage film; and a plurality of first conductive layers formed surrounding the block insulating film and disposed with a certain spacing along the perpendicular direction. The charge storage film includes a first charge storage film having a conducting property and located in contact with the tunnel insulating film; and a second charge storage film having an insulating property and formed between the first charge storage film and the block insulating film.Type: ApplicationFiled: December 18, 2013Publication date: September 25, 2014Applicant: Kabushiki Kaisha ToshibaInventor: Naoki YASUDA
-
Publication number: 20140264547Abstract: According to one embodiment, a nonvolatile semiconductor memory device comprises a semiconductor substrate, a first layer, a first conductive layer, a second conductive layer, an insulating layer, a block insulating layer formed on an inner surface of a pair of through holes formed in the insulating layer, the second conductive layer, and the first conductive layer, and on an inner surface of a connecting hole formed in the first layer and configured, a charge storage layer formed on the block insulating layer, a tunnel insulating layer formed on the charge storage layer, and a semiconductor pillar formed on the tunnel insulating layer. The semiconductor pillar includes a doped silicide layer which is formed in the insulating layer, a silicon layer formed in the second conductive layer and the first conductive layer, and a silicide layer formed in first layer.Type: ApplicationFiled: September 5, 2013Publication date: September 18, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomoya KAWAI, Naoki YASUDA
-
Patent number: 8823080Abstract: A nonvolatile semiconductor memory device includes a charge storage layer on a first insulating film, a second insulating film which is provided on the charge storage layer, formed of layers, and a control gate electrode on the second insulating film. The second insulating film includes a bottom layer (A) provided just above the charge storage layer, a top layer (C) provided just below the control gate electrode, and a middle layer (B) provided between the bottom layer (A) and the top layer (C). The middle layer (B) has higher barrier height and lower dielectric constant than both the bottom layer (A) and the top layer (C). The average coordination number of the middle layer (B) is smaller than both the average coordination number of the top layer (C) and the average coordination number of the bottom layer (A).Type: GrantFiled: October 8, 2013Date of Patent: September 2, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Naoki Yasuda
-
Publication number: 20140192499Abstract: Provided is a compact semiconductor device having high joint reliability of multiple first ball electrodes arrayed on one surface of a first interposer. On a surface (233a) of a second interposer (233) facing a first interposer (213), second ball electrodes (235) are arranged at grid points at which multiple first straight lines extending in one direction are intersected with multiple second straight lines extending in a direction different from the multiple first straight lines. Corner grid points closest to the corners of the second interposer (233) are set as non-joint grid points at which the first and second interposers (213, 233) are not joined to each other.Type: ApplicationFiled: September 13, 2012Publication date: July 10, 2014Applicant: CANON KABUSHIKI KAISHAInventor: Naoki Yasuda
-
Patent number: 8766446Abstract: A semiconductor memory device comprising a stacked unit, a semiconductor pillar, a charge storage layer, and a non-insulating film. The stacked unit includes first conductive layers and first insulating layers which are stacked alternately. The semiconductor pillar passes through the stacked body and the semiconductor pillar has a tubular structure. The charge storage layer is provided between the semiconductor pillar and each of the first conductive layers. The non-insulating film is provided inside the tubular structure and has a non-insulating member. The first effective impurity concentration of the non-insulating film is lower than a second effective impurity concentration of the semiconductor pillar.Type: GrantFiled: August 30, 2012Date of Patent: July 1, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Nobuhito Kuge, Naoki Yasuda, Yoshiaki Fukuzumi, Tomoko Fujiwara
-
Publication number: 20140131789Abstract: According to one embodiment, a control gate is formed on the semiconductor substrate and includes a cylindrical through hole. A block insulating film, a charge storage film, a tunnel insulating film, and a semiconductor layer are formed on a side surface of the control gate inside the through hole. The tunnel insulating film comprises a first insulating film having SiO2 as a base material and containing an element that lowers a band gap of the base material by being added. A density and a density gradient of the element monotonously increase from the semiconductor layer toward the charge storage film.Type: ApplicationFiled: January 16, 2014Publication date: May 15, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Naoki YASUDA, Masaru KITO
-
Patent number: 8723248Abstract: In one embodiment, there is provided a nonvolatile semiconductor storage device. The device includes: a plurality of nonvolatile memory cells. Each of the nonvolatile memory cells includes: a first semiconductor layer including a first source region, a first drain region, and a first channel region; a block insulating film formed on the first channel region; a charge storage layer formed on the block insulating film; a tunnel insulating film formed on the charge storage layer; a second semiconductor layer formed on the tunnel insulating film and including a second source region, a second drain region, and a second channel region. The second channel region is formed on the tunnel insulating film such that the tunnel insulating film is located between the second source region and the second drain region. A dopant impurity concentration of the first channel region is higher than that of the second channel region.Type: GrantFiled: February 24, 2012Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Naoki Yasuda, Jun Fujiki
-
Patent number: 8704290Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: GrantFiled: September 14, 2012Date of Patent: April 22, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masao Shingu, Jun Fujiki, Naoki Yasuda, Koichi Muraoka
-
Patent number: 8698313Abstract: A nonvolatile semiconductor memory apparatus according to an embodiment includes: a semiconductor layer; a first insulating film formed on the semiconductor layer, the first insulating film being a single-layer film containing silicon oxide or silicon oxynitride; a charge trapping film formed on the first insulating film; a second insulating film formed on the charge trapping film; and a control gate electrode formed on the second insulating film. A metal oxide exists in an interface between the first insulating film and the charge trapping film, the metal oxide comprises material which is selected from the group of Al2O3, HfO2, ZrO2, TiO2, and MgO, the material is stoichiometric composition, and the charge trapping film includes material different from the material of the metal oxide.Type: GrantFiled: April 26, 2012Date of Patent: April 15, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Izumi Hirano, Shosuke Fujii, Yuichiro Mitani, Naoki Yasuda
-
Patent number: 8674046Abstract: A low dielectric constant material having an excellent water resistance obtained by heat-treating a borazine compound of the formula (1-2): or an inorganic or organic compound having a group derived from the borazine compound (1-2) to undergo a condensation reaction, thereby producing an oligomer or polymer, wherein R1 to R6 are independently a hydrogen atom, an alkyl group having 1 to 20 carbon atoms, an aryl group, a substituted aryl group, an alkenyl group, an amino group, an alkylamino group, an alkoxyl group, a thioalkoxyl group, a carbonyl group, a silyl group, an alkylsilyl group, a phosphino group, an alkylphosphino group, or a group of the formula: Si(OR7)(OR8)(OR9), and at least one of R1 to R6 is not hydrogen atom.Type: GrantFiled: September 14, 2009Date of Patent: March 18, 2014Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hideharu Nobutoki, Teruhiko Kumada, Toshiyuki Toyoshima, Naoki Yasuda, Suguru Nagae
-
Patent number: 8674430Abstract: According to one embodiment, a control gate is formed on the semiconductor substrate and includes a cylindrical through hole. A block insulating film, a charge storage film, a tunnel insulating film, and a semiconductor layer are formed on a side surface of the control gate inside the through hole. The tunnel insulating film comprises a first insulating film having SiO2 as a base material and containing an element that lowers a band gap of the base material by being added. A density and a density gradient of the element monotonously increase from the semiconductor layer toward the charge storage film.Type: GrantFiled: March 23, 2012Date of Patent: March 18, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Naoki Yasuda, Masaru Kito
-
Publication number: 20140035022Abstract: A nonvolatile semiconductor memory device includes a charge storage layer on a first insulating film, a second insulating film which is provided on the charge storage layer, formed of layers, and a control gate electrode on the second insulating film. The second insulating film includes a bottom layer (A) provided just above the charge storage layer, a top layer (C) provided just below the control gate electrode, and a middle layer (B) provided between the bottom layer (A) and the top layer (C). The middle layer (B) has higher barrier height and lower dielectric constant than both the bottom layer (A) and the top layer (C). The average coordination number of the middle layer (B) is smaller than both the average coordination number of the top layer (C) and the average coordination number of the bottom layer (A).Type: ApplicationFiled: October 8, 2013Publication date: February 6, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Naoki YASUDA
-
Publication number: 20140029343Abstract: According to one embodiment, a nonvolatile semiconductor memory device comprises a memory cell array including memory cell transistors configured to store information in accordance with n (n is an integer larger than 2) threshold voltage levels, and a control circuit configured to control the memory cell array. In a write operation, the control circuit shifts a threshold voltage level of a write target memory cell transistor to a base threshold level of the n threshold levels, except for a threshold level having a highest voltage and a threshold level having a lowest voltage. Then the control circuit shifts the threshold voltage level of the write target memory cell transistor from the base threshold level to one of the n threshold levels.Type: ApplicationFiled: July 26, 2013Publication date: January 30, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Naoki YASUDA, Masaru Kito
-
Publication number: 20140001536Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: ApplicationFiled: August 30, 2013Publication date: January 2, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masao SHINGU, Jun FUJIKI, Naoki YASUDA, Koichi MURAOKA
-
Publication number: 20130343122Abstract: According to an aspect of the present invention, there is provided a nonvolatile semiconductor memory element including: a semiconductor substrate including: a source region; a drain region; and a channel region; a lower insulating film that is formed on the channel region; a charge storage film that is formed on the lower insulating film and that stores data; an upper insulating film that is formed on the charge storage film; and a control gate that is formed on the upper insulating film, wherein the upper insulating film includes: a first insulting film; and a second insulating film that is laminated with the first insulating film, and wherein the first insulating film is formed to have a trap level density larger than that of the second insulating film.Type: ApplicationFiled: August 30, 2013Publication date: December 26, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masao SHINGU, Jun Fujiki, Naoki Yasuda, Koichi Muraoka
-
Patent number: 8609443Abstract: A semiconductor device manufacturing apparatus is provided with a drawing pattern printing part having a print head which injects a conductive solvent, an insulative solvent and an interface treatment solution. The print head is formed in such a way that desired circuit drawing pattern can be printed on a wafer based on information on the drawing pattern from a wafer testing part, information on the wafer from a storage part and coordinate information from a chip coordinate recognition part. In a semiconductor device manufacturing method according to the present invention, a semiconductor device is manufactured by using the semiconductor device manufacturing apparatus in such a manner that desired circuits are formed through printing process. In the semiconductor device, pad electrodes and so on are formed in such a way that trimming process can be conducted by printing circuit drawing patterns.Type: GrantFiled: November 1, 2012Date of Patent: December 17, 2013Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kazuhiro Shimizu, Hajime Akiyama, Naoki Yasuda
-
Publication number: 20130320425Abstract: According to one embodiment, a nonvolatile semiconductor memory device comprises a semiconductor substrate, conductive layers and insulating layers alternately stacked above the semiconductor substrate, a block insulating layer which is formed on an inner surface of a hole formed in the conductive layers and the insulating layers and extending in a stacking direction, a charge storage layer formed on the block insulating layer, a tunnel insulating layer formed on the charge storage layer, and a semiconductor layer formed on the tunnel insulating layer. Letting R1 be a distance from a central axis of the hole to an interface between the semiconductor layer and the tunnel insulating layer, and R2 be a distance from the central axis of the hole to an interface between the charge storage layer and the block insulating layer, an expression (3) below holds: 4.8 ? [ nm ] < R 1 ? ln ? ( R 2 R 1 ) < 8.Type: ApplicationFiled: May 31, 2013Publication date: December 5, 2013Inventor: Naoki YASUDA
-
Patent number: 8581331Abstract: A nonvolatile semiconductor memory device includes a charge storage layer on a first insulating film, a second insulating film which is provided on the charge storage layer, formed of layers, and a control gate electrode on the second insulating film. The second insulating film includes a bottom layer (A) provided just above the charge storage layer, a top layer (C) provided just below the control gate electrode, and a middle layer (B) provided between the bottom layer (A) and the top layer (C). The middle layer (B) has higher barrier height and lower dielectric constant than both the bottom layer (A) and the top layer (C). The average coordination number of the middle layer (B) is smaller than both the average coordination number of the top layer (C) and the average coordination number of the bottom layer (A).Type: GrantFiled: April 2, 2013Date of Patent: November 12, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Naoki Yasuda
-
Patent number: 8569823Abstract: According to one embodiment, a semiconductor device includes a semiconductor region, a tunnel insulating film provided on the semiconductor region, a charge storage insulating film provided on the tunnel insulating film and having a hafnium oxide including a cubic region, a block insulating film provided on the charge storage insulating film, and a control gate electrode provided on the block insulating film.Type: GrantFiled: September 19, 2011Date of Patent: October 29, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Tsunehiro Ino, Masao Shingu, Shosuke Fujii, Akira Takashima, Daisuke Matsushita, Jun Fujiki, Naoki Yasuda, Yasushi Nakasaki, Koichi Muraoka