Patents by Inventor Nobuhiro Tsuji
Nobuhiro Tsuji has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11932221Abstract: A system and method control an automobile by decelerating the automobile at a first deceleration using a braking mechanism in response to detecting that a parking brake switch is turned on, a second deceleration which is smaller than the first deceleration, in response to not detecting that the parking brake switch is turned on and determining that the driver is incapacitated, and a third deceleration which is smaller than the first deceleration, in response to determining that an SOS switch is turned on, detecting that the parking brake switch is changed from on to off, and not determining that the driver is incapacitated.Type: GrantFiled: September 23, 2021Date of Patent: March 19, 2024Assignee: MAZDA MOTOR CORPORATIONInventors: Takashi Hamada, Yuma Nishijo, Kouichi Kojima, Yoshiyuki Yamashita, Shinya Kyusaka, Yuta Tsuji, Nobuhiro Nonaka, Daisuke Shimizu, Keigo Fukuda, Yasuhiro Nakashima, Taro Oike
-
Publication number: 20240087777Abstract: A thermistor layer of the present invention is configured to be disposed in an electrical current path. The thermistor layer comprises a thermosensitive particle, a plurality of electro-conductive particles covering a surface of the thermosensitive particle, and a binder adhering the electro-conductive particles, the electro-conductive particles form an electro-conductive network, at least the surface of the thermosensitive particle is made of a thermoplastic resin, the thermoplastic resin softens at a temperature lower than a temperature at which the binder softens, and the thermistor layer is provided to become highly resistive due to softening and deformation of the thermoplastic resin.Type: ApplicationFiled: February 1, 2021Publication date: March 14, 2024Inventors: Nobuhiro TSUJI, Manabu MURATA, Hisashi KAWAKAMI, Yasuto IMAI, Yoshiro KOJIMA, Takao FUKUNAGA
-
Publication number: 20230195371Abstract: According to one embodiment, there is provided a semiconductor device including a first chip, a second chip group having a plurality of second chips electrically connected to the first chip, and a third chip group having a plurality of third chips electrically connected to the first chip in parallel with the second chip group, in which the first chip has a command queue that stores a plurality of read commands received from the host, and a read buffer memory that buffers read data, sequentially issues the plurality of read commands stored in the command queue to the second chip group or the third chip group, stores the read data corresponding to the plurality of read commands from the second chip group or the third chip group, in the read buffer memory, and transmits any read data among the read data stored in the read buffer memory to the host based on an execution status of any read command among the plurality of read commands.Type: ApplicationFiled: August 31, 2022Publication date: June 22, 2023Applicant: Kioxia CorporationInventor: Nobuhiro Tsuji
-
Publication number: 20230142712Abstract: An electrode for all-solid-state batteries, the electrode comprising a collector and an electrode layer, wherein a contact surface of the collector with the electrode layer and a contact surface of the electrode layer with the collector, are attached by an adhesive layer; wherein the adhesive layer is composed of adhesive lines disposed in stripes between the contact surfaces; wherein a ratio (B/A) of a width B (mm) of the applied adhesive lines to an electrical conductivity A (mS) of the electrode layer, is 75.00 or less; wherein a distance C (mm) between the adjacent adhesive lines is more than 0.2 mm and is 7 mm or less; and wherein a ratio (B/C) of the width B of the applied adhesive lines to the distance C between the adjacent adhesive lines, is 2.00 or less.Type: ApplicationFiled: November 3, 2022Publication date: May 11, 2023Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Ryuto SAKAMOTO, Nobuhiro TSUJI, Tetsuya NAOKI, Yasuo ISHII
-
Patent number: 11244711Abstract: According to one embodiment, there is provided a semiconductor apparatus including a first chip and a second chip. The first chip is electrically connected to a terminal to which a signal from a host device is input. The second chip is electrically connected to the first chip. The second chip has a first duty adjustment circuit. The first chip has a second duty adjustment circuit. The first duty adjustment circuit performs first calibration operation in a first period. The second duty adjustment circuit performs second calibration operation in a second period. The first period and the second period have an overlapping period.Type: GrantFiled: March 12, 2020Date of Patent: February 8, 2022Assignee: Kioxia CorporationInventor: Nobuhiro Tsuji
-
Publication number: 20210074342Abstract: According to one embodiment, there is provided a semiconductor apparatus including a first chip and :a, second chip. The first chip is electrically connected to a terminal to which a signal from a host device is input. The second chip is electrically connected to the first chip. The second chip has a first duty adjustment circuit. The first chip has a second duty adjustment circuit. The first duty adjustment circuit performs first calibration operation in a first period. The second duty adjustment circuit performs second calibration operation in a second period. The first period and the second period have an overlapping period.Type: ApplicationFiled: March 12, 2020Publication date: March 11, 2021Applicant: Kioxia CorporationInventor: Nobuhiro TSUJI
-
Patent number: 10769011Abstract: A memory device includes a semiconductor memory unit, a controller circuit configured to communicate with a host through a serial interface, store write data to be written into a page of the semiconductor memory unit in a data buffer, and an error-correcting code (ECC) circuit configured to generate an error correction code from the write data if the ECC circuit is enabled. The controller circuit writes the error correction code with the write data into the page if the ECC circuit is enabled. A maximum column address of the page which is accessible from the host changes depending on whether or not the ECC circuit is enabled.Type: GrantFiled: March 4, 2016Date of Patent: September 8, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Shunsuke Kodera, Toshihiko Kitazume, Kenichirou Kada, Nobuhiro Tsuji, Shinya Takeda, Tetsuya Iwata, Yoshio Furuyama, Hirosuke Narai
-
Patent number: 10621034Abstract: A memory device includes a semiconductor memory unit, a controller circuit configured to communicate with a host through a serial interface, store write data to be written into a page of the semiconductor memory unit in a data buffer, and an error-correcting code (ECC) circuit configured to generate an error correction code from the write data if the ECC circuit is enabled. The controller circuit writes the error correction code with the write data into the page if the ECC circuit is enabled. A maximum column address of the page which is accessible from the host changes depending on whether or not the ECC circuit is enabled.Type: GrantFiled: February 22, 2017Date of Patent: April 14, 2020Assignee: Toshiba Memory CorporationInventors: Shunsuke Kodera, Toshihiko Kitazume, Kenichirou Kada, Nobuhiro Tsuji, Shinya Takeda, Tetsuya Iwata, Yoshio Furuyama, Hirosuke Narai
-
Patent number: 10535385Abstract: A semiconductor integrated circuit includes a register, a detection circuit, and a generation circuit. The register stores a detection start timing of a reference delay amount based on a first clock during a first period. The first period is a period in which the first clock starts to be input. The detection circuit has a plurality of delay stages. The detection circuit detects the reference delay amount at the start timing during the first period and obtains the number of delay stages corresponding to the reference delay amount. The generation circuit adjusts a duty ratio of the first clock based on the number of delay stages obtained by the detection circuit and generates a second clock during a second period. The second period is a period continuing from the first period.Type: GrantFiled: July 26, 2019Date of Patent: January 14, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Nobuhiro Tsuji, Hiroki Ohkouchi, Shota Note, Masashi Nakata, Yohei Yasuda
-
Publication number: 20190348093Abstract: A semiconductor integrated circuit includes a register, a detection circuit, and a generation circuit. The register stores a detection start timing of a reference delay amount based on a first clock during a first period. The first period is a period in which the first clock starts to be input. The detection circuit has a plurality of delay stages. The detection circuit detects the reference delay amount at the start timing during the first period and obtains the number of delay stages corresponding to the reference delay amount. The generation circuit adjusts a duty ratio of the first clock based on the number of delay stages obtained by the detection circuit and generates a second clock during a second period. The second period is a period continuing from the first period.Type: ApplicationFiled: July 26, 2019Publication date: November 14, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Nobuhiro TSUJI, Hiroki OHKOUCHI, Shota NOTE, Masashi NAKATA, Yohei YASUDA
-
Patent number: 10445174Abstract: A memory device includes a semiconductor memory unit, a controller configured to communicate with a host through a serial interface and read data stored in a page of the semiconductor memory unit in response to a read command received through the serial interface, and an error-correcting code (ECC) circuit configured to carry out error correction with respect to data read from each unit region of the page. The controller is further configured to transmit, through the serial interface to the host, information that indicates whether or not a number of error bits detected by the ECC circuit in the data read from each unit region of the page through the error correction is greater than a predetermined value.Type: GrantFiled: February 22, 2017Date of Patent: October 15, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Shunsuke Kodera, Toshihiko Kitazume, Kenichirou Kada, Nobuhiro Tsuji, Shinya Takeda, Tetsuya Iwata, Yoshio Furuyama, Hirosuke Narai
-
Patent number: 10403341Abstract: A semiconductor integrated circuit includes a register, a detection circuit, and a generation circuit. The register stores a detection start timing of a reference delay amount based on a first clock during a first period. The first period is a period in which the first clock starts to be input. The detection circuit has a plurality of delay stages. The detection circuit detects the reference delay amount at the start timing during the first period and obtains the number of delay stages corresponding to the reference delay amount. The generation circuit adjusts a duty ratio of the first clock based on the number of delay stages obtained by the detection circuit and generates a second clock during a second period. The second period is a period continuing from the first period.Type: GrantFiled: March 2, 2018Date of Patent: September 3, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Nobuhiro Tsuji, Hiroki Ohkouchi, Shota Note, Masashi Nakata, Yohei Yasuda
-
Patent number: 10310755Abstract: A memory system includes a semiconductor memory device including a plurality of blocks, and a controller configured to register a block designated in a protection command as a protected block in a storage region. When the control circuit receives from a host a command to erase the protected block or write to the protected block, the control circuit does not issue a corresponding erase or write command to the semiconductor memory device and notifies the host of the failure to execute the command.Type: GrantFiled: February 24, 2016Date of Patent: June 4, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Shunsuke Kodera, Toshihiko Kitazume, Kenichirou Kada, Nobuhiro Tsuji, Shinya Takeda, Tetsuya Iwata, Yoshio Furuyama, Hirosuke Narai
-
Patent number: 10289482Abstract: A memory device includes a semiconductor memory unit and a controller circuit configured to communicate with a host through a serial interface and access the semiconductor memory unit in response to commands received through the serial interface. The controller circuit, in response to a host command to read parameters of the memory device, updates at least one of parameters of the memory device stored in the memory device based on operational settings of the memory device, and transmits the updated parameters through the serial interface to the host.Type: GrantFiled: March 4, 2016Date of Patent: May 14, 2019Assignee: Toshiba Memory CorporationInventors: Shunsuke Kodera, Toshihiko Kitazume, Kenichirou Kada, Nobuhiro Tsuji, Shinya Takeda, Tetsuya Iwata, Yoshio Furuyama, Hirosuke Narai
-
Patent number: 10235070Abstract: A memory system includes a semiconductor memory device including a plurality of blocks, and a controller configured to register a block designated in a protection command as a protected block in a storage region. When the control circuit receives from a host a command to erase the protected block or write to the protected block, the control circuit does not issue a corresponding erase or write command to the semiconductor memory device and notifies the host of the failure to execute the command.Type: GrantFiled: February 22, 2017Date of Patent: March 19, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Shunsuke Kodera, Toshihiko Kitazume, Kenichirou Kada, Nobuhiro Tsuji, Shinya Takeda, Tetsuya Iwata, Yoshio Furuyama, Hirosuke Narai
-
Publication number: 20190080734Abstract: A semiconductor integrated circuit includes a register, a detection circuit, and a generation circuit. The register stores a detection start timing of a reference delay amount based on a first clock during a first period. The first period is a period in which the first clock starts to be input. The detection circuit has a plurality of delay stages. The detection circuit detects the reference delay amount at the start timing during the first period and obtains the number of delay stages corresponding to the reference delay amount. The generation circuit adjusts a duty ratio of the first clock based on the number of delay stages obtained by the detection circuit and generates a second clock during a second period. The second period is a period continuing from the first period.Type: ApplicationFiled: March 2, 2018Publication date: March 14, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Nobuhiro TSUJI, Hiroki OHKOUCHI, Shota NOTE, Masashi NAKATA, Yohei YASUDA
-
Patent number: 9959937Abstract: A memory system includes a semiconductor memory device, a controller configured to access the semiconductor module, a plurality of pins for connection to the outside of the memory system, the pins configured to receive and output serial data, and a test circuit. When one of the pins receives serial test data, the test circuit converts the serial test data into parallel test data, and outputs the parallel test data to the semiconductor memory device for writing therein, and when the test circuit receives parallel test data written in the semiconductor memory device, the test circuit converts the parallel test data to serial test data, and outputs the serial test data through one of the pins for test of the memory system.Type: GrantFiled: March 4, 2016Date of Patent: May 1, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Kenichirou Kada, Shinya Takeda, Toshihiko Kitazume, Mikio Takasugi, Nobuhiro Tsuji, Shunsuke Kodera, Tetsuya Iwata, Yoshio Furuyama, Hirosuke Narai
-
Patent number: 9891987Abstract: A memory device includes a semiconductor memory unit, a controller configured to communicate with a host through a serial interface and read data stored in a page of the semiconductor memory unit in response to a read command received through the serial interface, and an error-correcting code (ECC) circuit configured to carry out error correction with respect to data read from each unit region of the page. The controller is further configured to transmit, through the serial interface to the host, information that indicates whether or not a number of error bits detected by the ECC circuit in the data read from each unit region of the page through the error correction is greater than a predetermined value.Type: GrantFiled: March 4, 2016Date of Patent: February 13, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Shunsuke Kodera, Toshihiko Kitazume, Kenichirou Kada, Nobuhiro Tsuji, Shinya Takeda, Tetsuya Iwata, Yoshio Furuyama, Hirosuke Narai
-
Patent number: 9747994Abstract: A memory system includes first through fifth pins connectable to a host device to output to the host device a first signal through the third pin and to receive from the host device a first chip select signal through the first pin, a second chip select signal through the second pin, a second signal through the fourth pin, and a clock signal through the fifth pin, an interface circuit configured to recognize, as a command, the second signal received through the fourth pin immediately after detecting the first or second chip select signal, and first and second memory cell arrays. The interface circuit and the first and second memory cell arrays are provided in one common package, and is configured to access the first memory cell array when detecting the first chip select signal, and to access the second memory cell array when detecting the second chip select signal.Type: GrantFiled: August 10, 2016Date of Patent: August 29, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Hirosuke Narai, Toshihiko Kitazume, Kenichirou Kada, Nobuhiro Tsuji, Shunsuke Kodera, Tetsuya Iwata, Yoshio Furuyama, Shinya Takeda
-
Patent number: 9728275Abstract: A memory system includes a plurality of pins for connection to the outside of the memory system, one of the pins being configured to receive a command signal, a memory cell array including a plurality of first memory blocks and a second memory block in which status data indicating which of the first memory blocks is defective, is stored, and a control circuit configured to determine whether or not a first memory block targeted by the command signal is indicated as being defective in the status data. The control circuit allows an operation to be performed on the targeted first memory block in accordance with the command signal when the targeted first memory block is not indicated as being defective, and blocks the operation to be performed on the targeted first memory block when the targeted first memory block is indicated as being defective.Type: GrantFiled: March 4, 2016Date of Patent: August 8, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Nobuhiro Tsuji, Kenichirou Kada, Shinya Takeda, Toshihiko Kitazume, Shunsuke Kodera, Tetsuya Iwata, Yoshio Furuyama, Hirosuke Narai