Patents by Inventor Paolo Fantini
Paolo Fantini has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240147872Abstract: Methods, systems, and devices for techniques for memory cells with sidewall and bulk regions in planar structures are described. A memory cell may include a first electrode, a second electrode, and a self-selecting storage element between the first electrode and the second electrode. A conductive path between the first electrode and the second electrode may extend in a direction away from a plane defined by a substrate. The self-selecting storage element may include a bulk region and a sidewall region. The bulk region may include a chalcogenide material having a first composition, and the sidewall region may include the chalcogenide material having a second composition that is different than the first composition. The bulk region and sidewall region may extend between the first electrode and the second electrode and in the direction away from the plane defined by the substrate.Type: ApplicationFiled: November 2, 2023Publication date: May 2, 2024Inventors: Lorenzo Fratin, Enrico Varesi, Paolo Fantini
-
Patent number: 11957068Abstract: Methods, systems, and devices for techniques for memory cells with sidewall and bulk regions in vertical structures are described. A memory cell may include a first electrode, a second electrode, and a self-selecting storage element between the first electrode and the second electrode. The bulk region may extend between the first electrode and the sidewall region. The bulk region may include a chalcogenide material having a first composition, and the sidewall region may include the chalcogenide material having a second composition that is different than the first composition. Also, the sidewall region may separate the bulk region from the second electrode.Type: GrantFiled: May 27, 2021Date of Patent: April 9, 2024Assignee: Micron Technology, Inc.Inventors: Lorenzo Fratin, Enrico Varesi, Paolo Fantini
-
Patent number: 11948638Abstract: Methods, systems, and devices for techniques for parallel memory cell access are described. A memory device may include multiple tiers of memory cells. During a first duration, a first voltage may be applied to a set of word lines coupled with a tier of memory cells to threshold one or more memory cells included in a first subset of memory cells of the tier. During a second duration, a second voltage may be applied to the set of word lines to write a first logic state to the one or more memory cells of the first subset and to threshold one or more memory cells included in a second subset of memory cells of the tier. During a third duration, a third voltage may be applied to the set of word lines to write a second logic state to the one or more memory cells of the second subset.Type: GrantFiled: February 15, 2022Date of Patent: April 2, 2024Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Andrea Martinelli, Maurizio Rizzi
-
Patent number: 11943938Abstract: A method for manufacturing a 3D vertical array of memory cells is disclosed. The method comprises: forming on a substrate a stack of dielectric material layers comprising first and second dielectric material layers alternated to each other; forming holes through the stack of dielectric material layers, said holes exposing the substrate; selectively removing the second material layers through said holes to form cavities between adjacent first dielectric material layers; filling said cavities with a conductive material through said holes to form corresponding conductive material layers; forming first memory cell access lines from said conductive material layers; carrying out a conformal deposition of a chalcogenide material through said holes; forming memory cell storage elements from said deposed chalcogenide material; filling said holes with conductive material to form corresponding second memory cell access lines.Type: GrantFiled: March 18, 2020Date of Patent: March 26, 2024Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Lorenzo Fratin, Paolo Tessariol
-
Publication number: 20240087619Abstract: Apparatuses, methods, and systems for matrix formation for performing computational operations in memory are included. An embodiment includes a memory having a plurality of levels, wherein each of the plurality of levels includes a plurality of memory cells, voltage circuitry configured to apply sub-threshold voltages to the memory cells of each respective level, a plurality of sense lines, sense circuitry coupled to the plurality of sense lines, wherein the sense circuitry coupled to each respective sense line is configured to sense a state for each of the number of memory cells coupled to that respective sense line responsive to the voltage circuitry applying the sub-threshold voltages to the memory cells of each respective level, and processing circuitry configured to utilize the states for each of the memory cells to form a matrix and perform computational operations on data stored in the memory using the matrix.Type: ApplicationFiled: September 14, 2022Publication date: March 14, 2024Inventors: Paolo Fantini, Maurizio Rizzi
-
Patent number: 11925036Abstract: An example three-dimensional (3-D) memory array includes a substrate material including a plurality of conductive contacts arranged in a staggered pattern and a plurality of planes of a conductive material separated from one another by a first insulation material formed on the substrate material. Each of the plurality of planes of the conductive material includes a plurality of recesses formed therein. A second insulation material is formed in a serpentine shape through the insulation material and the conductive material. A plurality of conductive pillars are arranged to extend substantially perpendicular to the plurality of planes of the conductive material and the substrate and each respective conductive pillar is coupled to a different respective one of the conductive contacts. A chalcogenide material is formed in the plurality of recesses such that the chalcogenide material in each respective recess is formed partially around one of the plurality of conductive pillars.Type: GrantFiled: September 13, 2021Date of Patent: March 5, 2024Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Lorenzo Fratin
-
MEMORY DEVICES HAVING ONE-TIME-PROGRAMMABLE FUSES AND/OR ANTIFUSES FORMED FROM THIN-FILM TRANSISTORS
Publication number: 20240074168Abstract: Memory devices, and associated systems and methods, are disclosed herein. A representative memory device comprises a substrate, an insulative layer over the substrate, and a memory array over the insulative layer. The memory device further comprises a fuse array positioned in the insulative layer and configured as a non-volatile memory that can store trimming and/or other factors. The fuse array can comprise a plurality of transistors configured as fuses and each including a source, a drain, and a gate. The transistors in a first subset of the transistors have a first resistance across one of the source, the drain, and the gate that represents a first logic state, and the transistors in a second subset of the transistors can have a second resistance across the one of the source, the drain, and the gate that is greater than the first resistance and that represents a second logic state.Type: ApplicationFiled: August 29, 2022Publication date: February 29, 2024Inventors: Paolo Fantini, Lorenzo Fratin, Fabio Pellizzer -
Publication number: 20240057348Abstract: Methods, systems, and devices for pillar and word line plate architecture for a memory array are described to support a memory array that may include a word line plate at each vertical level of the memory array, where the word line plate may be coupled with each memory cell of a word line tile at the respective level. The memory array includes multiple pillars, where each pillar includes two or more electrodes that run the vertical length of the pillar and which are separated by an insulating dielectric material. Each electrode of the pillar is coupled with a corresponding set of memory cells, with each memory cell located at a different level of the array. An electrode of the pillar mis addressed, along with a word line plate of the memory array, to access a memory cell associated with the electrode and word line plate.Type: ApplicationFiled: August 12, 2022Publication date: February 15, 2024Inventors: Lorenzo Fratin, Enrico Varesi, Paolo Fantini, Thomas M. Graettinger
-
Patent number: 11903333Abstract: A memory cell may include a first electrode, a second electrode, and a self-selecting storage element between the first electrode and the second electrode. The self-selecting storage element may extend between the first electrode and the second electrode in a direction that is parallel with a plane defined by the substrate. The self-selecting storage element may also include a bulk region and a sidewall region. The bulk region may include a chalcogenide material having a first composition, and the sidewall region may include the chalcogenide material having a second composition that is different than the first composition. Also, the sidewall region may extend between the first electrode and the second electrode.Type: GrantFiled: May 27, 2021Date of Patent: February 13, 2024Assignee: Micron Technology, Inc.Inventors: Lorenzo Fratin, Paolo Fantini, Enrico Varesi
-
Patent number: 11894103Abstract: Methods, systems, and devices for a decoding architecture for memory devices are described. Word line plates of a memory array may each include a sheet of conductive material that includes a first portion extending in a first direction within a plane along with multiple fingers extending in a second direction within the plane. Memory cells coupled with a word line plate, or a subset thereof, may represent a logical page for accessing memory cells. Each word line plate may be coupled with a corresponding word line driver via a respective electrode. A memory cell may be accessed via a first voltage applied to a word line plate coupled with the memory cell and a second voltage applied to a pillar electrode coupled with the memory cell. Parallel or simultaneous access operations may be performed for two or more memory cells within a same page of memory cells.Type: GrantFiled: April 15, 2021Date of Patent: February 6, 2024Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Lorenzo Fratin, Fabio Pellizzer, Enrico Varesi
-
Publication number: 20240029772Abstract: Methods, systems, and devices for word line structures for three-dimensional memory arrays are described. A memory device may include word line structures that support accessing memory cells arranged in a three-dimensional level architecture. The word line structures may be arranged above a substrate and be separated from each other by respective dielectric layers. Each word line structure may include word line members and a word line plate that is connected to each word line member. Each word line plate may include a contact that may be coupled with a word line decoder operable to bias the word line plate. To couple the word line plate to the word line decoder, the memory device may include first vias that extend through holes in the word line plates and are coupled with second vias that extend from a respective contact through openings in the word line plates above the contact.Type: ApplicationFiled: October 5, 2023Publication date: January 25, 2024Inventors: Stephen W. Russell, Lorenzo Fratin, Enrico Varesi, Paolo Fantini
-
Patent number: 11877457Abstract: The present disclosure provides a memory device and accessing/de-selecting methods thereof. The memory device comprises a memory layer including a vertical three-dimensional (3D) memory array of memory cells formed therein, wherein a memory cell is accessed through a word line and a digit line orthogonal to each other, and the digit line is in a form of conductive pillar extending vertically; a pillar selection layer formed under the memory layer and having thin film transistors (TFTs) formed therein for accessing memory cells; and a peripheral circuit layer formed under the pillar selection layer and having a sense amplifier and a decoding circuitry for word lines and bit lines, wherein a TFT is configured for each pillar.Type: GrantFiled: May 25, 2020Date of Patent: January 16, 2024Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Corrado Villa, Stefan Frederik Schippers, Efrem Bolandrina
-
Patent number: 11869577Abstract: Methods, systems, and devices for a decoding architecture for memory devices are described. Word line plates of a memory array may each include a sheet of conductive material that includes a first portion extending in a first direction within a plane along with multiple fingers extending in a second direction within the plane. Two word line plates in a same plane may be activated via a shared electrode. Memory cells coupled with the two word line plates sharing the electrode, or a subset thereof, may represent a logical page for accessing memory cells. A memory cell may be accessed via a first voltage applied to a word line plate coupled with the memory cell and a second voltage applied to a pillar electrode coupled with the memory cell. Parallel or simultaneous access operations may be performed for two or more memory cells within a same page of memory cells.Type: GrantFiled: January 24, 2023Date of Patent: January 9, 2024Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Enrico Varesi, Lorenzo Fratin, Fabio Pellizzer
-
Patent number: 11864475Abstract: Methods, systems, and devices for a memory device with laterally formed memory cells are described. A material stack that includes a conductive layer between multiple dielectric layers may be formed, where the conductive layer and dielectric layers may form a channel in a sidewall of the material stack. The channel may be filled with one or more materials, where a first side of an outermost material of the one or more materials may be exposed. An opening may be formed in the material stack that exposes a second side of at least one material of the one or more materials. The opening may be used to replace a portion of the at least one material with a chalcogenide material where the electrode materials may be formed before replacing the portion of the at least one material with the chalcogenide material.Type: GrantFiled: May 27, 2021Date of Patent: January 2, 2024Assignee: Micron Technology, Inc.Inventors: Thomas M. Graettinger, Lorenzo Fratin, Patrick M. Flynn, Enrico Varesi, Paolo Fantini
-
Publication number: 20230395128Abstract: Methods, systems, and devices for decoder architectures for three-dimensional memory devices are described. In some cases, a decoder for a memory device may include two portions. A first portion of the decoder may be manufactured on top of the memory array, and may include a pillar decoding portion to selectively bias a first array of decoding elements coupled with conductive pillars of the memory array and a word line decoding portion to selectively bias a second array of decoding elements coupled with word lines of the memory array. A second portion of the decoder may be implemented in a separate semiconductor device which may include a set of logic circuits configured to drive signal to a set of contacts bonded to contacts of the first portion to drive the digit lines, voltage sources, and gate lines.Type: ApplicationFiled: June 1, 2022Publication date: December 7, 2023Inventors: Lorenzo Fratin, Fabio Pellizzer, Paolo Fantini
-
Patent number: 11825754Abstract: A memory cell may include a first electrode, a second electrode, and a self-selecting storage element between the first electrode and the second electrode. A conductive path between the first electrode and the second electrode may extend in a direction away from a plane defined by a substrate. The self-selecting storage element may include a bulk region and a sidewall region. The bulk region may include a chalcogenide material having a first composition, and the sidewall region may include the chalcogenide material having a second composition that is different than the first composition. The bulk region and sidewall region may extend between the first electrode and the second electrode and in the direction away from the plane defined by the substrate.Type: GrantFiled: May 27, 2021Date of Patent: November 21, 2023Assignee: Micron Technology, Inc.Inventors: Lorenzo Fratin, Enrico Varesi, Paolo Fantini
-
Patent number: 11818902Abstract: A vertical 3D memory device may comprise: a substrate including a plurality of conductive contacts each coupled with a respective one of a plurality of digit lines; a plurality of word line plates separated from one another with respective dielectric layers on the substrate, the plurality of word line plates including at least a first set of word lines separated from at least a second set of word lines with a dielectric material extending in a serpentine shape and at least a third set of word lines separated from at least a fourth set of word lines with a dielectric material extending in a serpentine shape; at least one separation layer separating the first set of word lines and the second set of word lines from the third set of word lines and the fourth set of word lines, wherein the at least one separation layer is parallel to both a digit line and a word line; and a plurality of storage elements each formed in a respective one of a plurality of recesses such that a respective storage element is surroundedType: GrantFiled: October 8, 2021Date of Patent: November 14, 2023Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Corrado Villa, Paolo Tessariol
-
Publication number: 20230354721Abstract: Methods, systems, and devices for memory cell formation in three dimensional memory arrays using atomic layer deposition (ALD) are described. The method may include depositing a stack of layers over a substrate and forming multiple piers through the stacks of layers. The method may further include forming multiple cavities through the stacks of layers and forming multiple voids between layers of the stacks of layers. Additionally, the method may include forming multiple word lines based on depositing a conductive material in the voids and forming multiple memory cells based on depositing an active material on an inside surface of the cavities using ALD.Type: ApplicationFiled: April 27, 2022Publication date: November 2, 2023Inventors: Paolo Fantini, Stephen W. Russell, Enrico Varesi, Lorenzo Fratin
-
Patent number: 11804252Abstract: Methods, systems, and devices for word line structures for three-dimensional memory arrays are described. A memory device may include word line structures that support accessing memory cells arranged in a three-dimensional level architecture. The word line structures may be arranged above a substrate and be separated from each other by respective dielectric layers. Each word line structure may include word line members and a word line plate that is connected to each word line member. Each word line plate may include a contact that may be coupled with a word line decoder operable to bias the word line plate. To couple the word line plate to the word line decoder, the memory device may include first vias that extend through holes in the word line plates and are coupled with second vias that extend from a respective contact through openings in the word line plates above the contact.Type: GrantFiled: March 24, 2022Date of Patent: October 31, 2023Assignee: Micron Technology, Inc.Inventors: Stephen W. Russell, Lorenzo Fratin, Enrico Varesi, Paolo Fantini
-
Patent number: 11804264Abstract: Methods, systems, and devices for decoding architecture for memory tiles are described. Word line tiles of a memory array may each include multiple word line plates, which may each include a sheet of conductive material that includes a first portion extending in a first direction within a plane along with multiple fingers extending in a second direction within the plane. A pillar tile may include one or more pillars that extend vertically between the word line plate fingers. Memory cells may each be couple with a respective word line plate finger and a respective pillar. Word line decoding circuitry, pillar decoding circuitry, or both, may be located beneath the memory array and in some cases may be shared between adjacent pillar tiles.Type: GrantFiled: September 13, 2022Date of Patent: October 31, 2023Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Andrea Martinelli, Claudio Nava