Patents by Inventor Paul R. Schumacher
Paul R. Schumacher has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11861171Abstract: A system includes a first multi-port RAM storing an instruction table. The instruction table specifies a regular expression for application to a data stream and a second multi-port RAM configured to store a capture table having capture entries decodable for tracking position information for a sequence of characters matching a capture sub-expression of the regular expression. The system includes a regular expression engine processing the data stream to determine match states by tracking active states for the regular expression and priorities for the active states by storing the active states of the regular expression in a plurality of priority FIFO memories in decreasing priority order. The system includes a capture engine operating in coordination with the regular expression engine to determine character(s) of the data stream that match the capture sub-expression based on the active state being tracked and decoding the capture entries of the capture table.Type: GrantFiled: April 26, 2022Date of Patent: January 2, 2024Assignee: Xilinx, Inc.Inventors: Sachin Kumawat, David K. Liddell, Paul R. Schumacher
-
Patent number: 11816335Abstract: A system includes a first multi-port RAM storing an instruction table. The instruction table specifies a regular expression for application to a data stream and a second multi-port RAM configured to store a capture table having capture entries decodable for tracking position information for a sequence of characters matching a capture sub-expression of the regular expression. The system includes a regular expression engine processing the data stream to determine match states by tracking active states for the regular expression and priorities for the active states by storing the active states of the regular expression in a plurality of priority FIFO memories in decreasing priority order. The system includes a capture engine operating in coordination with the regular expression engine to determine character(s) of the data stream that match the capture sub-expression based on the active state being tracked and decoding the capture entries of the capture table.Type: GrantFiled: April 26, 2022Date of Patent: November 14, 2023Assignee: Xilinx, Inc.Inventors: Sachin Kumawat, David K. Liddell, Paul R. Schumacher
-
Publication number: 20230342030Abstract: A system includes a first multi-port RAM storing an instruction table. The instruction table specifies a regular expression for application to a data stream and a second multi-port RAM configured to store a capture table having capture entries decodable for tracking position information for a sequence of characters matching a capture sub-expression of the regular expression. The system includes a regular expression engine processing the data stream to determine match states by tracking active states for the regular expression and priorities for the active states by storing the active states of the regular expression in a plurality of priority FIFO memories in decreasing priority order. The system includes a capture engine operating in coordination with the regular expression engine to determine character(s) of the data stream that match the capture sub-expression based on the active state being tracked and decoding the capture entries of the capture table.Type: ApplicationFiled: April 26, 2022Publication date: October 26, 2023Applicant: Xilinx, Inc.Inventors: Sachin Kumawat, David K. Liddell, Paul R. Schumacher
-
Patent number: 10816600Abstract: Protocol analysis can include simulating, using a processor, a circuit design including a protocol analyzer embedded therein. The protocol analyzer can be coupled to low-level signals of an interface of the circuit design. During the simulating, the protocol analyzer detects a transaction from the low-level signals received from the interface. Transaction data is generated by the protocol analyzer specifying the transaction. The transaction data is output from the protocol analyzer.Type: GrantFiled: November 28, 2017Date of Patent: October 27, 2020Assignee: Xilinx, Inc.Inventors: David K. Liddell, Paul R. Schumacher
-
Patent number: 10740210Abstract: Tracing operation of a kernel can include comparing, using a processor, signals of a compiled kernel with a database including compiler generated signals for compute units to determine a list of the signals of the compiled kernel that match the compiler generated signals and generating trace data by emulating the compiled kernel using the processor. The trace data includes values for signals of the compiled kernel collected over time during the emulation. Operational data corresponding to individual compute units of the compiled kernel can be determined from values of the signals of the list within the trace data using the processor. The operational data can be displayed using the processor.Type: GrantFiled: November 28, 2017Date of Patent: August 11, 2020Assignee: Xilinx, Inc.Inventors: Paul R. Schumacher, Kumar Deepak, Roger Ng, David K. Liddell
-
Patent number: 10713404Abstract: Embodiments herein describe reconfigurable integrated circuits (ICs) which include programmable logic that can be configured to perform a user task. In one embodiment, the programmable logic is configured as an accelerator. The user may want to gather debug data or profiling data when executing the accelerator. Rather than using debug/profile circuitry disposed in a static region of the IC, the user can provide preferences to a linker which then dynamically configures debug/profile circuitry in a dynamic region of the IC. That is, based on user preferences, the linker can generate customized debug/profile circuitry for monitoring the performance of the accelerator. In one embodiment, the debug/profile circuitry is implemented in the dynamic region of the IC and is tailored to user preferences rather than relying on static, or fixed, debug/profile circuitry. Moreover, the user can retrieve the debug/profiling data on demand using a call back and a device driver.Type: GrantFiled: December 12, 2018Date of Patent: July 14, 2020Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Anurag Dubey, Pramod Chandraiah, Stephen P. Rozum, Hem C. Neema
-
Patent number: 10380313Abstract: Implementing a design for a heterogeneous computing platform can include storing, using a processor, profile data in a memory, wherein the profile data is generated from running the design for the heterogeneous computing platform and wherein the design includes a kernel adapted for hardware acceleration. Compliance of the design with a profile rule may be determined by comparing, using the processor, the profile data accessed from the memory with the profile rule. The profile rule can specify a design requirement for a hardware accelerated implementation of the kernel. Compliance of the design with the profile rule can be indicated, using the processor, based upon the comparing.Type: GrantFiled: December 8, 2016Date of Patent: August 13, 2019Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Kumar Deepak, Scott Jonas
-
Patent number: 10282326Abstract: An integrated circuit is provided for obtaining interrupt performance metrics. The integrated circuit includes a microprocessor executing an interrupt service routing monitoring framework that includes an interrupt handler and an application programming interface. The interrupt handler executes in response to a trigger condition and obtains timing data that includes at least one sample of a value of a timing logic according to a sampling schedule. The API exposes interrupt configuration functionality for registering the interrupt handler with a supervisory program and for configuring the interrupt handler to obtain the timing data.Type: GrantFiled: October 29, 2014Date of Patent: May 7, 2019Assignee: XILINX, INC.Inventors: Yi-Hua E. Yang, Patrick Lysaght, Austin H. Lesea, Graham F. Schelle, Paul R. Schumacher
-
Patent number: 9977758Abstract: A system may include a first region implemented in programmable circuitry of a programmable integrated circuit. The first region may include predefined interface circuitry configured to communicate with a host processor. The system may include a second region implemented in the programmable circuitry of the programmable integrated circuit. The second region may include a first hardware accelerated kernel of an OpenCL application. The system may include a first monitor circuit implemented within the first region or the second region. The first hardware accelerated kernel and the first monitor circuit may be coupled to the interface circuitry of the first region. The first monitor circuit may be operable responsive to control signals received from the host processor of a platform through the interface circuitry to store operation data for the first region or the first hardware accelerated kernel.Type: GrantFiled: October 19, 2015Date of Patent: May 22, 2018Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Kumar Deepak, Graham F. Schelle
-
Patent number: 9846587Abstract: A system includes a host data processing system and a target platform coupled to the host data processing system. The target platform includes an emulation system. The emulation system includes a processor system, an emulation circuit coupled to the processor system through an integrated circuit (IC) interconnect, and a performance monitor coupled to the IC interconnect. The emulation system receives, from the host data processing system, a software emulation model and a data traffic pattern. The emulation system emulates a system architecture by executing the software emulation model within the processor system and implementing the data traffic pattern over the IC interconnect using the emulation circuit. The emulation system provides, to the host data processing system, measurement data collected by the performance monitor during the emulation.Type: GrantFiled: May 15, 2014Date of Patent: December 19, 2017Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Graham F. Schelle, Patrick Lysaght, Yi-Hua Yang
-
Patent number: 9846449Abstract: An integrated circuit including a universal monitor system includes a detector circuit. The detector circuit includes a start trigger circuit receiving first signals, an end trigger circuit receiving second signals, and a latency circuit coupled to outputs of the start and end trigger circuits. The start trigger circuit detects a start event from the first signals. The end trigger circuit detects an end event from the second signals. The detector circuit further includes: a data trigger circuit receiving third signals and detecting transferred data therefrom; a first counter circuit coupled to the latency circuit and calculating a total latency; a second counter circuit coupled to at least one of the start trigger circuit and counting start events, or the end trigger circuit and counting end events; and a third counter circuit coupled to an output of the data trigger circuit and counting a total amount of data transferred.Type: GrantFiled: July 2, 2014Date of Patent: December 19, 2017Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Graham F. Schelle, Bradley K. Fross
-
Patent number: 9678150Abstract: Various example implementations are directed to circuits and methods for debugging circuit designs. According to an example implementation, waveform data is captured, for a set of signals produced by a circuit design during operation. Data structures are generated for the set of signals and waveform data for the signals is stored in the data structures. Communication channels associated with the set of signals are identified. Waveform data stored in the data structures is analyzed to locate transaction-level events in the set of signal for one or more communication channels. Data indicating locations of the set of transaction-level events is output by the computer system.Type: GrantFiled: October 27, 2015Date of Patent: June 13, 2017Assignee: XILINX, INC.Inventors: Graham F. Schelle, Yi-Hua E. Yang, Philip B. James-Roxby, Paul R. Schumacher, Patrick Lysaght
-
Patent number: 9665683Abstract: An example method of implementing a system design for a programmable system-on-chip (SOC) having a processing system and programmable logic includes receiving a description of performance objectives for the system design. The method further includes accessing a characterization database that relates parameter settings of the processing system to performance under different traffic profiles as generated by an emulation system comprising the processing system and one or more circuit blocks implemented in the programmable logic. The method further includes obtaining a parameter set from the characterization database based on the description of the performance objectives. The method further includes generating a parameter image for setting registers of the processing system based on the parameter set.Type: GrantFiled: October 23, 2015Date of Patent: May 30, 2017Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Graham F. Schelle, Patrick Lysaght
-
Patent number: 9652410Abstract: Automated modification of configuration settings for an IC (IC) includes receiving, within a data processing system, desired data for a configuration setting of an IC, reading stored data for the configuration setting. A determination is made using the data processing system that the configuration setting is static and that the stored data differs from the desired data. Responsive to the determination, configuration data including the desired data is provided from the data processing system to the IC. At least a portion of a boot process of the IC is automatically initiated, wherein the boot process uses the configuration data.Type: GrantFiled: May 15, 2014Date of Patent: May 16, 2017Assignee: XILINX, INC.Inventors: Graham F. Schelle, Paul R. Schumacher, Patrick Lysaght, Yi-Hua Yang, Anthony Brandon
-
Patent number: 9639646Abstract: An integrated circuit (IC) includes a bridge circuit configured to receive a first request from an external system, a discover circuit coupled to the bridge circuit and configured to process the first request received from the bridge circuit, and a memory map coupled to the discover circuit. The memory map stores a record for each of a plurality of Intellectual Property (IP) blocks implemented within the IC. The discover circuit is configured to generate a list of the IP blocks implemented within the IC from the records of the memory map responsive to the first request. The bridge circuit is configured to send the list to the external system.Type: GrantFiled: July 22, 2014Date of Patent: May 2, 2017Assignee: XILINX, INC.Inventors: Graham F. Schelle, Paul R. Schumacher, Adrian M. Hernandez
-
Publication number: 20170115348Abstract: Various example implementations are directed to circuits and methods for debugging circuit designs. According to an example implementation, waveform data is captured, for a set of signals produced by a circuit design during operation. Data structures are generated for the set of signals and waveform data for the signals is stored in the data structures. Communication channels associated with the set of signals are identified. Waveform data stored in the data structures is analyzed to locate transaction-level events in the set of signal for one or more communication channels. Data indicating locations of the set of transaction-level events is output by the computer system.Type: ApplicationFiled: October 27, 2015Publication date: April 27, 2017Applicant: XILINX, INC.Inventors: Graham F. Schelle, Yi-Hua E. Yang, Philip B. James-Roxby, Paul R. Schumacher, Patrick Lysaght
-
Patent number: 9626780Abstract: Visualizing transactions in a transaction-based system includes displaying, on a display device, an x-y coordinate system including an x-axis and a y-axis, wherein the x-axis is demarcated in units of time and the y-axis is demarcated according to a transaction characteristic and formatting, using a processor, each of a plurality of transactions of a transaction system as a line having a start end representing a start of the transaction and a terminating end representing an end of the transaction. For each line representing a transaction, the start end of the line is located at a first x-coordinate corresponding to a start time of the transaction and a first y-coordinate of zero. For each line, the terminating end of the line is located at a second x-coordinate corresponding to an end time of the transaction and a second non-zero y-coordinate that is the same for each line. Each line is displayed on the display device using the processor in combination with the x-y coordinate system.Type: GrantFiled: June 23, 2014Date of Patent: April 18, 2017Assignee: XILINX, INC.Inventors: Yi-Hua E. Yang, Patrick Lysaght, Paul R. Schumacher, Graham F. Schelle
-
Patent number: 9608871Abstract: Performance analysis for an electronic system includes determining, using a processor, data traffic patterns stored within a core library of an electronic design automation system, wherein the data traffic patterns are part of cores stored within the core library. The determined data traffic patterns are displayed using a display as modeling options. A user input selecting a displayed data traffic pattern is received; and the selected data traffic pattern is executed as part of modeling the electronic system.Type: GrantFiled: May 16, 2014Date of Patent: March 28, 2017Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Graham F. Schelle
-
Patent number: 9581643Abstract: Methods and circuits are disclosed for testing a partial circuit design including circuit modules having a set of ports configured to be driven by signals from ports of one or more circuits omitted from the partial circuit. The set of ports are identified by identifying ports that are not connected by a net to another port or input/output (I/O) pin in the circuit design and that form inputs to slave circuits in the circuit modules. A traffic generator circuit is added to the partial design to form a test circuit design. The traffic generator circuit is configured to provide to the set of ports respective input data signals having a pattern consistent with master-to-slave communication. Operation of a test circuit design is modeled. A set of data signals generated by the circuit modules during the modeled operation of the test circuit design is captured and stored.Type: GrantFiled: October 27, 2015Date of Patent: February 28, 2017Assignee: XILINX, INC.Inventors: Graham F. Schelle, Yi-Hua E. Yang, Paul R. Schumacher, Patrick Lysaght
-
Patent number: 9529946Abstract: An integrated circuit can include a processor operable to execute program code and an Intellectual Property (IP) modeling block. The IP modeling block can include a first port through which the IP modeling block receives first modeling data and a second port coupled to the processor through which the first IP modeling block communicates with the processor during emulation. The first IP modeling block also can include a power emulation circuit. The power emulation circuit is configured to consume a variable amount of power as specified by the first modeling data received via the first port.Type: GrantFiled: November 13, 2012Date of Patent: December 27, 2016Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Graham F. Schelle, Patrick Lysaght, Alan M. Frost