Patents by Inventor Paul R. Schumacher
Paul R. Schumacher has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9348619Abstract: A user interface is provided for selection of a previously specified scenario from a plurality of previously specified scenarios. Each previously specified scenario includes a previously specified topology of the electronic system, one or more previously specified parameter values applied to the electronic system, a previously specified traffic profile, and respective precompiled values of one or more measurands. In response to user selection of one of the previously specified scenarios, the precompiled values of the measurands are displayed. The user interface further provides for specification of a scenario. In response to user specification of a scenario, traffic emulation circuitry in the programmable IC is configured to execute the scenario. The value of the at least one measurand is computed and displayed.Type: GrantFiled: March 12, 2013Date of Patent: May 24, 2016Assignee: XILINX, INC.Inventors: Patrick Lysaght, Paul R. Schumacher, Graham F. Schelle, Yi-Hua Yang
-
Patent number: 9323876Abstract: Pre-boot metadata transfer may include loading a first configuration bitstream into a programmable integrated circuit (IC), wherein the first configuration bitstream includes a first circuit design and metadata for a second circuit design. The metadata may be stored within a memory of the programmable IC. A configuration bitstream load condition may be detected and, responsive to the configuration bitstream load condition, a second configuration bitstream may be loaded into the programmable IC. The second configuration bitstream includes a second circuit design.Type: GrantFiled: November 24, 2014Date of Patent: April 26, 2016Assignee: XILINX, INC.Inventors: Patrick Lysaght, Yi-Hua E. Yang, Paul R. Schumacher, Graham F. Schelle
-
Publication number: 20160026742Abstract: An integrated circuit (IC) includes a bridge circuit configured to receive a first request from an external system, a discover circuit coupled to the bridge circuit and configured to process the first request received from the bridge circuit, and a memory map coupled to the discover circuit. The memory map stores a record for each of a plurality of Intellectual Property (IP) blocks implemented within the IC. The discover circuit is configured to generate a list of the IP blocks implemented within the IC from the records of the memory map responsive to the first request. The bridge circuit is configured to send the list to the external system.Type: ApplicationFiled: July 22, 2014Publication date: January 28, 2016Applicant: XILINX, INC.Inventors: Graham F. Schelle, Paul R. Schumacher, Adrian M. Hernandez
-
Patent number: 9117046Abstract: A method of generating data for estimating resource requirements for a circuit design is disclosed. The method comprises identifying a plurality of intermediate circuit modules of netlists for circuit designs; elaborating each intermediate circuit module of the plurality of intermediate circuit modules according to an associated plurality of parameter sets; generating an estimate of resources for each intermediate circuit module and parameter set of the associated plurality of parameter sets; and storing the estimates of resources for the intermediate circuit modules.Type: GrantFiled: March 3, 2008Date of Patent: August 25, 2015Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Ian D. Miller, David B. Parlour, Jorn W. Janneck, Pradip Kumar Jha
-
Patent number: 9081925Abstract: A method of estimating performance of a design can include selecting a segment of the design for hardware emulation within an emulation system implemented within an integrated circuit. The emulation system can include a generic accelerator coupled to a processor of the integrated circuit. The method further can include modifying the design, using a processor of a host system, to invoke the generic accelerator in lieu of executing the selected segment within the processor of the emulation system during emulation.Type: GrantFiled: February 16, 2012Date of Patent: July 14, 2015Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Graham F. Schelle, Patrick Lysaght
-
Patent number: 9058135Abstract: Testing a digital system includes calculating a first ratio of a first clock frequency for a first clock domain and a second clock frequency for a second clock domain different from the first clock domain using a processing device and calculating a first offset between a first timer in the first clock domain and a second timer in the second clock domain. Using an expression dependent upon the first offset and the first ratio, event data from at least one of the first clock domain or the second clock domain is converted to a common clock domain.Type: GrantFiled: November 12, 2012Date of Patent: June 16, 2015Assignee: XILINX, INC.Inventors: Paul R. Schumacher, Graham F. Schelle
-
Publication number: 20130320015Abstract: Disclosed is a tamper evident packaging that provides a packaging piece with a lid, a base section, and tamper evidencing means. The tamper evidencing means is provided on the base of the packaging piece by way of an internal and external rib structure with a perforated channel formed therebetween. The lid is configured with an engagement portion having a lid flange that is positioned within the perforated channel when the packaging is closed, thereby prohibiting access to the lid flange and preventing the opening of and tampering with the packaging piece. The perforated channel allows for the removal of the external rib structure from the interior rib structure, thereby granting access to the lid flange and allowing for the packaging to be opened, as well as providing the evidence that the packaging may have been tampered with.Type: ApplicationFiled: June 5, 2013Publication date: December 5, 2013Applicant: PANORAMIC, INC.Inventors: Richard J. Dyble, Paul R. Schumacher, Timothy M. Stirmel
-
Patent number: 8495538Abstract: Approaches for estimating power consumption of a circuit based on a circuit design. For one or more modules of the design, data are input that indicate measured power consumption and circuit resources used by the one or more modules. For one or more other parts of the design, values of parameters are input that specify an operating speed and a resource count. Process-corner, voltage, and temperature values are input. An estimated level of power consumption is determined as a function of the measured power consumption, the values of the parameters, and the values of the process-corner, voltage, and temperature. Data indicative of the estimated level of power consumption are output.Type: GrantFiled: August 14, 2012Date of Patent: July 23, 2013Assignee: Xilinx, Inc.Inventors: Alan M. Frost, Paul R. Schumacher, Timothy J. Burke
-
Patent number: 8473272Abstract: Approaches for preparing a system that is reconfigurable to implement a plurality of optional hardware functions are disclosed. In one approach, a method includes simulating the operation of the system during a time interval. The system is reconfigurable to implement a subset of the optional hardware functions, and the simulating determines which of the optional hardware functions are active and which of the optional hardware functions are inactive during a plurality of subintervals of the time interval. Respective circuit resource sets are estimated for the subintervals of the time interval. For each of the subintervals, the respective circuit resource set implements the system including the optional hardware functions that are active during the subinterval. Information describing the respective circuit resource sets for the subintervals is stored for preparing partial reconfigurations of the system.Type: GrantFiled: January 8, 2010Date of Patent: June 25, 2013Assignee: Xilinx, Inc.Inventors: Adam P. Donlin, Paul R. Schumacher
-
Patent number: 8407653Abstract: Approaches for estimating a derating factor for a plurality of potential soft errors in a circuit implementation of a circuit design. A plurality of respective estimated toggle rates are determined for a plurality of circuit elements for implementing the circuit design. A derating factor of the circuit design is determined as a function of the estimated toggle rates of the plurality of circuit elements. The derating factor is an estimation of a fraction of the plurality of potential soft errors that would cause functional failure of the circuit design.Type: GrantFiled: August 25, 2011Date of Patent: March 26, 2013Assignee: Xilinx, Inc.Inventors: Paul R. Schumacher, Austin H. Lesea
-
Patent number: 8402409Abstract: Method and apparatus for generating an implementation of a program language circuit description for a programmable logic device (PLD) is described. In one example, the program language circuit description is analyzed to identify constructs indicative of dynamic function re-assignment. A hardware description of the program language circuit description is generated. The hardware description includes a plurality of implementations responsive to the identified constructs. Physical implementation data is generated from the hardware description. The physical implementation includes a plurality of partial configurations for the PLD based on the respective plurality of implementations in the hardware description.Type: GrantFiled: March 10, 2006Date of Patent: March 19, 2013Assignee: Xilinx, Inc.Inventors: Jorn W. Janneck, David B. Parlour, Paul R. Schumacher
-
Patent number: 8185850Abstract: A method of implementing a circuit design is described. The method comprises specifying criteria for control and data path identification; generating a representation for the circuit design; analyzing the representation based upon the criteria for control and data path identification; identifying control and data elements of the circuit design based upon paths and macros of the circuit design; and generating a modified representation, by a computer, for the circuit design based upon the identified control and data elements.Type: GrantFiled: March 23, 2010Date of Patent: May 22, 2012Assignee: Xilinx, Inc.Inventor: Paul R. Schumacher
-
Patent number: 8146035Abstract: Approaches for estimating power consumption of a circuit from a circuit design. According to one embodiment, a representation of the circuit design specifies a plurality of circuit elements for implementing the circuit design. The circuit elements are matched to structural templates. Each structural template is representative of one or more circuit elements and has associated information descriptive of one or more toggle rates. Respective estimated toggle rates are determined for the circuit elements of the circuit design based on the information descriptive of one or more toggle rates associated with the matched structural templates. An estimated power consumption level is determined as a function of the estimated toggle rates of the circuit elements, and data indicative of the estimated power consumption level is output.Type: GrantFiled: March 5, 2009Date of Patent: March 27, 2012Assignee: Xilinx, Inc.Inventors: Paul R. Schumacher, Smitha Sundaresan, Alan Frost, Pradip K. Jha
-
Patent number: 8001510Abstract: Disclosure is made of approaches for mapping an electronic design specification to an implementation. In one approach, quality metrics are associated with functional units of the design, and the functional units are mapped to respective initial implementations. For each functional unit a respective quality indicator is determined based on the mapping. The quality indicator specifies a degree to which the functional unit achieves the associated quality metric. At least one of the functional units is selected for remapping based on the quality indicator of that functional unit or the quality indicator of another functional unit. An alternative implementation to the initial implementation is selected for each selected functional unit to improve the quality indicator. The selected functional unit is remapped to the selected alternative implementation.Type: GrantFiled: September 5, 2008Date of Patent: August 16, 2011Assignee: Xilinx, Inc.Inventors: Ian D. Miller, Jorn W. Janneck, David B. Parlour, Paul R. Schumacher
-
Patent number: 7991909Abstract: Method and apparatus for communication between a processor and processing elements in an integrated circuit (e.g., a programmable logic device is described. In an example, a first lookup table is configured to store first information representing which of the processing elements is capable of performing which of a plurality of instructions. A second lookup table is configured to store second information representing which of the plurality of instructions is being serviced by which of the processing elements. Control logic is coupled to the processor, the first lookup table, and the second lookup table. The control logic is configured to communicate data from the processor to the processing elements based on the first information, and communicate data from the processing elements to the processor based on the second information.Type: GrantFiled: March 27, 2007Date of Patent: August 2, 2011Assignee: Xilinx, Inc.Inventors: Paul R. Schumacher, Daniel L McMurtrey, Shengqi Yang
-
Patent number: 7984412Abstract: A method (100) of estimating a performance characteristic of an integrated circuit (IC) design having an intellectual property (“IP”) core pre-characterizes an element type of the IC design to provide an estimation result of the element type (102-108). Mid-level elements of the IP are acquired (116). A user selects a value of a parameter of the IP core and the IC design is run on a design tool using the estimation result to model the mid-level elements of the IP core (118) to return a performance value of the IC design (120).Type: GrantFiled: March 3, 2008Date of Patent: July 19, 2011Assignee: Xilinx, Inc.Inventors: Paul R. Schumacher, Christopher S. Arndt
-
Patent number: 7979835Abstract: A method of estimating resource requirements for a circuit design is disclosed. The method comprises identifying intermediate circuit modules of a netlist associated with the circuit design; accessing a library of resource requirements for intermediate circuit modules of netlists for circuit designs; selecting intermediate circuit modules of the library according to predetermined parameters for the circuit design; and generating an estimate of resource requirements for the circuit design based upon resource requirements of the selected intermediate circuit modules.Type: GrantFiled: March 3, 2008Date of Patent: July 12, 2011Assignee: Xilinx, Inc.Inventors: Paul R. Schumacher, Ian D. Miller, David B. Parlour, Jorn W. Janneck, Pradip Kumar Jha
-
Patent number: 7969187Abstract: A hardware interface in an integrated circuit is disclosed. The hardware interface comprises data storage coupled to store and provide data; a data shifter coupled to the data storage to at least bit shift the data obtained from the data storage; and a control circuit coupled to the data storage and the data shifter for controlling a transfer of the data from the data storage and the data shifter. The control circuit comprises a state machine for controlling operation of the data storage and the data shifter; and the state machine is programmable responsive to code executable by a processor coupled to an auxiliary processing unit to adapt to the auxiliary processing unit.Type: GrantFiled: August 6, 2010Date of Patent: June 28, 2011Assignee: Xilinx, Inc.Inventors: Stephen A. Neuendorffer, Paul M. Hartke, Paul R. Schumacher
-
Patent number: 7933277Abstract: Method and apparatus for processing scalable content having a base layer and at least one enhancement layer is described. In one example, static logic having decoder logic and system monitor logic is provided. Programmable logic having a plurality of reconfigurable slots is also provided. The decoder logic includes a base layer processor for processing the base layer of the scalable content. The system monitor logic is configured to dynamically reconfigure at least one of the plurality of reconfigurable slots with at least one enhancement block for processing the at least one enhancement layer of the scalable content.Type: GrantFiled: May 12, 2006Date of Patent: April 26, 2011Assignee: Xilinx, Inc.Inventors: Paul R. Schumacher, Robert D. Turney
-
Patent number: 7917876Abstract: Method and apparatus for designing an embedded system for a programmable logic device (PLD) is described. Parameters specific to the embedded system are obtained. Source code files that use the parameters to define configurable attributes of the base platform are generated. A software definition and a hardware definition are obtained. The software and hardware definitions each use an application programming interface (API) of the base platform to define communication between software and hardware of the embedded system. An implementation of the embedded system is automatically built for the PLD using the source code files, the software definition, and the hardware definition.Type: GrantFiled: March 27, 2007Date of Patent: March 29, 2011Assignee: Xilinx, Inc.Inventors: Paul R. Schumacher, Daniel L McMurtrey, Shengqi Yang