Patents by Inventor Prashant R. Chandra
Prashant R. Chandra has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8407367Abstract: A system, device, and method are disclosed. In one embodiment the system includes a first host controller that utilizes a first protocol. The system also includes a second host controller that utilizes a second protocol. The system also includes a unified connector port. Finally, the system includes a router that is coupled to the first host controller, the second host controller, and the unified connector port. The router is functionally capable of encapsulating a physical layer packet from the first host controller into a first unified connector protocol frame and then transmits the new first frame to the unified connector port. The router is also capable of encapsulating a physical layer packet that it receives from the second host controller into a second unified connector protocol frame and then transmits the second frame to the unified connector port. The first and second protocols are not the same protocol.Type: GrantFiled: December 26, 2007Date of Patent: March 26, 2013Assignee: Intel CorporationInventors: Prashant R. Chandra, Ajay V. Bhatt
-
Patent number: 8087024Abstract: In general, in one aspect, the disclosure describes a processor that includes an instruction store to store instructions of at least a portion of at least one program and multiple engines coupled to the shared instruction store. The engines provide multiple execution threads and include an instruction cache to cache a subset of the at least the portion of the at least one program from the instruction store, with different respective portions of the engine's instruction cache being allocated to different respective ones of the engine threads.Type: GrantFiled: November 18, 2008Date of Patent: December 27, 2011Assignee: Intel CorporationInventors: Sridhar Lakshmanamurthy, Wilson Y. Liao, Prashant R. Chandra, Jeen-Yuan Miin, Yim Pun
-
Patent number: 7991293Abstract: A system, device, and method are disclosed. In one embodiment the system includes an optical link and a peripheral device optically coupled to the optical link. The system also includes a host controller, such as a graphics, network, or I/O controller. The system also includes a unified optical connector port, which is optically coupled to the optical link and electrically coupled to the first host controller. The port has a wavelength allocation unit that can allocate an optical wavelength for an optical signal that is utilized to communicate with the peripheral device. The port also includes an electrical-to-optical transmission unit capable of converting an electrical signal, received from the host controller, to the optical signal that was allocated at the first optical wavelength. The electrical-to-optical transmission unit is also capable of transmitting one or more data packets within the first optical signal to the peripheral device across the optical link.Type: GrantFiled: December 27, 2007Date of Patent: August 2, 2011Assignee: Intel CorporationInventor: Prashant R. Chandra
-
Patent number: 7929536Abstract: A method according to one embodiment may include storing data in a send buffer. A transmission header may be created, in which the transmission header may include a pointer to the data in the send buffer. Packets may be transmitted, in which the packets include the transmission header and the data linked to the transmission header by the pointer, wherein the packets are transmitted without copying the data to create the packets. Of course, many alternatives, variations and modifications are possible without materially departing from this embodiment.Type: GrantFiled: December 28, 2006Date of Patent: April 19, 2011Assignee: Intel CorporationInventors: Alok Kumar, Eswar Eduri, Prashant R. Chandra, Uday R Naik
-
Patent number: 7730501Abstract: Techniques for parallel processing of events within multiple event contexts include dynamically binding an event context to an execution context in response to receiving an event by storing arriving events into a global event queue and storing events from the global event queue in per-execution context event queues are described. The techniques associate event queues with the execution contexts to temporarily store the events for a duration of the binding and thus dynamically bind the events received on a per-event basis in the context queues.Type: GrantFiled: November 19, 2003Date of Patent: June 1, 2010Assignee: Intel CorporationInventors: Alok Kumar, Prashant R. Chandra
-
Publication number: 20100049885Abstract: A device, method, and system are disclosed. In one embodiment the device includes a router to transmit data packets between multiple host controllers and one or more peripheral devices. The router can receive a data packet from a host controller and transmit the data packet to a peripheral device across a data transmission path. The peripheral device is coupled to the first data transmission path through a first universal multi-transport medium (UMTM) connector. The connector includes an optical coupling capable of transporting the first data packet within an optical signal and an electrical coupling capable of transporting the first data packet within an electrical signal.Type: ApplicationFiled: August 22, 2008Publication date: February 25, 2010Inventors: Prashant R. Chandra, Ajay V. Bhatt, Kevin Kahn, Steve McGowan
-
Publication number: 20090172185Abstract: A system, device, and method are disclosed. In one embodiment the system includes a first host controller that utilizes a first protocol. The system also includes a second host controller that utilizes a second protocol. The system also includes a unified connector port. Finally, the system includes a router that is coupled to the first host controller, the second host controller, and the unified connector port. The router is functionally capable of encapsulating a physical layer packet from the first host controller into a first unified connector protocol frame and then transmits the new first frame to the unified connector port. The router is also capable of encapsulating a physical layer packet that it receives from the second host controller into a second unified connector protocol frame and then transmits the second frame to the unified connector port. The first and second protocols are not the same protocol.Type: ApplicationFiled: December 26, 2007Publication date: July 2, 2009Inventors: Prashant R. Chandra, Ajay V. Bhatt
-
Publication number: 20090169214Abstract: A system, device, and method are disclosed. In one embodiment the system includes an optical link and a peripheral device optically coupled to the optical link. The system also includes a host controller, such as a graphics, network, or I/O controller. The system also includes a unified optical connector port, which is optically coupled to the optical link and electrically coupled to the first host controller. The port has a wavelength allocation unit that can allocate an optical wavelength for an optical signal that is utilized to communicate with the peripheral device. The port also includes an electrical-to-optical transmission unit capable of converting an electrical signal, received from the host controller, to the optical signal that was allocated at the first optical wavelength. The electrical-to-optical transmission unit is also capable of transmitting one or more data packets within the first optical signal to the peripheral device across the optical link.Type: ApplicationFiled: December 27, 2007Publication date: July 2, 2009Inventor: Prashant R. Chandra
-
Patent number: 7536692Abstract: In general, in one aspect, the disclosure describes a processor that includes an instruction store to store instructions of at least a portion of at least one program and multiple engines coupled to the shared instruction store. The engines provide multiple execution threads and include an instruction cache to cache a subset of the at least the portion of the at least one program from the instruction store, with different respective portions of the engine's instruction cache being allocated to different respective ones of the engine threads.Type: GrantFiled: November 6, 2003Date of Patent: May 19, 2009Assignee: Intel CorporationInventors: Sridhar Lakshmanamurthy, Wilson Y. Liao, Prashant R. Chandra, Jeen-Yuan Miin, Yim Pun
-
Patent number: 7525958Abstract: A method and apparatus for two-stage packet classification. In the first stage, which may be implemented in software, a packet is classified on the basis of the packet's network path and, perhaps, its protocol. In the second stage, which may be implemented in hardware, the packet is classified on the basis of one or more transport level fields of the packet. An apparatus of two-stage packet classification may include a processing system for first stage code execution, a classification circuit for performing the second stage of classification, and a memory to store a number of bins, each bin including one or more rules.Type: GrantFiled: April 8, 2004Date of Patent: April 28, 2009Assignee: Intel CorporationInventors: Alok Kumar, Michael E. Kounavis, Raj Yavatkar, Prashant R Chandra, Sridhar Lakshmanamurthy, Chen-Chi Kuo, Harrick M. Vin
-
Publication number: 20090089546Abstract: In general, in one aspect, the disclosure describes a processor that includes an instruction store to store instructions of at least a portion of at least one program and multiple engines coupled to the shared instruction store. The engines provide multiple execution threads and include an instruction cache to cache a subset of the at least the portion of the at least one program from the instruction store, with different respective portions of the engine's instruction cache being allocated to different respective ones of the engine threads.Type: ApplicationFiled: November 18, 2008Publication date: April 2, 2009Applicant: Intel CorporationInventors: Sridhar Lakshmanamurthy, Wilson Y. Liao, Prashant R. Chandra, Jeen-Yuan Miin, Yim Pun
-
Patent number: 7433364Abstract: Techniques for optimizing queuing performance include passing, from a ring having M slots, one or more enqueue requests and one or more dequeue requests to a queue manager, and determining whether the ring is full, and if the ring is full, sending only an enqueue request to the queue manager when one of the M slots is next available, otherwise, sending both an enqueue request and a dequeue request to the queue manager.Type: GrantFiled: December 24, 2003Date of Patent: October 7, 2008Assignee: Intel CorporationInventors: Prashant R. Chandra, Uday Naik, Alok Kumar, Ameya S. Varde, David A. Romano
-
Publication number: 20080062991Abstract: A method according to one embodiment may include storing data in a send buffer. A transmission header may be created, in which the transmission header may include a pointer to the data in the send buffer. Packets may be transmitted, in which the packets include the transmission header and the data linked to the transmission header by the pointer, wherein the packets are transmitted without copying the data to create the packets. Of course, many alternatives, variations and modifications are possible without materially departing from this embodiment.Type: ApplicationFiled: December 28, 2006Publication date: March 13, 2008Applicant: INTEL CORPORATIONInventors: Alok Kumar, Eswar Eduri, Prashant R. Chandra, Uday R. Naik
-
Patent number: 7336675Abstract: A method and apparatus to receive a plurality of packet from an inflow of a single packet flow. In response to receiving the plurality of packets, a plurality of packet pointers is enqueued into multiple physical queues. Each of the plurality of packet pointers designates one of the plurality of packets from the single packet flow. The plurality of packet pointers are dequeued from the multiple physical queues to transmit the plurality of packets along an outflow of the single packet flow.Type: GrantFiled: December 22, 2003Date of Patent: February 26, 2008Assignee: Intel CorporationInventors: Uday R. Naik, Prashant R. Chandra, Alok Kumar, Ameya S. Varde
-
Patent number: 7248594Abstract: A system and method of scheduling packets in a multi-threaded, multiprocessor network architecture provides enhanced speed and performance. The architecture involves a scheduler thread that transitions between queues in response to a depletion of queues by a weighted amount, a plurality of transmit threads that deplete the queues by the size of packets transmitted and a plurality of receive threads that initialize the weights for idle queues.Type: GrantFiled: June 14, 2002Date of Patent: July 24, 2007Assignee: Intel CorporationInventors: Prashant R Chandra, Alok Kumar
-
Patent number: 7213099Abstract: Methods, software and systems to determine channel ownership and physical block location within the channel in non-uniformly distributed DRAM configurations and also to detect in-range memory address matches are presented. A first method, which may also be implemented in software and/or hardware, allocates memory non-uniformly between a number of memory channels, determines a selected memory channel from the memory channels for a program address, and maps the program address to a physical address within the selected memory channel. A second method, which may also be implemented in software and/or hardware, designates a range of memory to perform address matching, monitors memory accesses and when a memory access occurs with the specified range, perform a particular function.Type: GrantFiled: December 30, 2003Date of Patent: May 1, 2007Assignee: Intel CorporationInventors: Chen-Chi Kuo, Sridhar Lakshmanamurthy, Rohit Natarajan, Kin-Yip Liu, Prashant R. Chandra, James D. Guilford
-
Patent number: 7210008Abstract: A memory controller that includes an interface to a first memory and an interface to a bus coupling the memory controller to at least one processor. The controller also includes circuitry, responsive to read and write commands received over the bus from the at least one processor, to shift data by an amount identified by at least some of the read and write commands.Type: GrantFiled: December 18, 2003Date of Patent: April 24, 2007Assignee: Intel CorporationInventors: Prashant R. Chandra, Sridhar Lakshmanamurthy, Chen-Chi Kuo, Rohit Natarajan, Mark Rosenbluth
-
Patent number: 7185153Abstract: In general, in one aspect, the disclosure describes a method of assembling a packet in memory. The method includes reading data included in a first segment of a packet divided into multiple segments and issuing a command to a memory controller that causes the memory controller to shift and write a subset of the read data to a memory coupled to the memory controller. The method also includes saving the remainder of the read data as a first residue, retrieving data included in a second segment of the packet, and writing at least a portion of the retrieved data and the first residue to the memory.Type: GrantFiled: December 18, 2003Date of Patent: February 27, 2007Assignee: Intel CorporationInventors: Prashant R. Chandra, Sridhar Lakshmanamurthy, Chen-Chi Kuo, Rohit Natarajan, Mark Rosenbluth
-
Patent number: 7159051Abstract: According to some embodiments, systems an apparatuses may have a communication path to exchange information packets. A processor may process information packets. A buffer pool cache local to the processor may store free buffer handles for information packets when the buffer pool cache local to the processor is not full. A non-local memory may store the free buffer handles for information packets when the buffer pool cache local to the processor is full.Type: GrantFiled: September 23, 2003Date of Patent: January 2, 2007Assignee: Intel CorporationInventors: Prashant R. Chandra, Uday Naik, Alok Kumar, Ameya S. Varde
-
Publication number: 20040252687Abstract: A method executed in a computing device for scheduling data packet transfer, the method includes receiving a first and second bit, the first bit indicates if a first digital device is ready to transfer a first data packet, the second bit indicates if a second digital device is ready to transfer a second data packet, receiving a binary number that identifies the first bit, determining the first digital device is ready to transfer the first data packet based on the binary number identifying the first bit, and incrementing the binary number to identify the second bit.Type: ApplicationFiled: June 16, 2003Publication date: December 16, 2004Inventors: Sridhar Lakshmanamurthy, Prashant R. Chandra, Wilson Y. Liao, Jeen-Yuan Miin, Yim Pun, Chen-Chi Kuo, Jaroslaw J. Sydir