Patents by Inventor Quentin P. Herr
Quentin P. Herr has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11569976Abstract: One example includes an isochronous receiver system. The system includes a pulse receiver configured to receive an input data signal from a transmission line and to convert the input data signal to a pulse signal. The system also includes a converter system comprising a phase converter system. The phase converter system includes a plurality of pulse converters associated with a respective plurality of sampling windows across a period of an AC clock signal. At least two of the sampling windows overlap at any given phase of the AC clock signal, such that the converter system is configured to generate an output pulse signal that is phase-aligned with at least one of a plurality of sampling phases of the AC clock signal based on associating the pulse signal with at least two of the sampling windows.Type: GrantFiled: June 7, 2021Date of Patent: January 31, 2023Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Brian Lee Koehler, Corey Arthur Kegerreis, Haitao O. Dai, Quentin P. Herr
-
Publication number: 20220393850Abstract: One example includes an isochronous receiver system. The system includes a pulse receiver configured to receive an input data signal from a transmission line and to convert the input data signal to a pulse signal. The system also includes a converter system comprising a phase converter system. The phase converter system includes a plurality of pulse converters associated with a respective plurality of sampling windows across a period of an AC clock signal. At least two of the sampling windows overlap at any given phase of the AC clock signal, such that the converter system is configured to generate an output pulse signal that is phase-aligned with at least one of a plurality of sampling phases of the AC clock signal based on associating the pulse signal with at least two of the sampling windows.Type: ApplicationFiled: June 7, 2021Publication date: December 8, 2022Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: BRIAN LEE KOEHLER, COREY ARTHUR KEGERREIS, HAITAO O. DAI, QUENTIN P. HERR
-
Patent number: 11476842Abstract: One example describes a superconducting current source system comprising a linear flux-shuttle. The linear flux-shuttle includes an input and a plurality of Josephson transmission line (JTL) stages. Each of the JTL stages includes at least one Josephson junction, an output inductor, and a clock input. The linear flux-shuttle can be configured to generate a direct current (DC) output current via the output inductor associated with each of the JTL stages in response to the at least one Josephson junction triggering in a sequence in each of the JTL stages along the linear flux-shuttle in response to receiving an input pulse at the input and in response to a clock signal provided to the clock input in each of the JTL stages.Type: GrantFiled: June 17, 2021Date of Patent: October 18, 2022Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Dipankar Bhattacharya, Donald L. Miller, Haitao O. Dai, Quentin P. Herr
-
Patent number: 11417821Abstract: Superconducting integrated circuit layouts are proofed against the detrimental effects of stray flux by designing and fabricating them to have one or more ground planes patterned in the x-y plane with a regular grid of low-aspect-ratio flux-trapping voids. The ground plane(s) can be globally patterned with such voids and thousands or more superconducting circuit devices and wires can thereafter be laid out so as not to intersect or come so close to the voids that the trapped flux would induce supercurrents in them, thus preventing undesirable coupling of flux into circuit elements. Sandwiching a wire layer between patterned ground planes permits wires to be laid out even closer to the voids. Voids of successively smaller maximum dimension can be concentrically stacked in pyramidal fashion in multiple ground plane layers having different superconductor transition temperatures, increasing the x-y area available for device placement and wire-up.Type: GrantFiled: March 7, 2019Date of Patent: August 16, 2022Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Anna Y. Herr, Vladimir V. Talanov, Quentin P. Herr
-
Patent number: 11159168Abstract: Non-destructive read out (NDRO) circuits are provided for use in reciprocal quantum logic (RQL) superconducting systems. Each NDRO circuit includes a “body” circuit that provides a single or multi-state sub-critical bias current to one or many independent “tail” circuitries. Each “tail” has minimal effect on the “body” thereby preventing any interference or destruction to the state of the “body” circuitry. The circuits reduce device count and thereby increase circuit density, simplify and reduce the cost of fabrication, and provide functionality not available in existing designs, such as the ability to write a state and read it in the same operation cycle. The NDRO circuits provide more compact unit cells useful in memory or logic arrays, demanding fewer resources with increased functionality. The circuits also provide compact cells for AND, AND-OR, A-NOT-B, inverter, multiplexer, and demultiplexer gates.Type: GrantFiled: November 10, 2020Date of Patent: October 26, 2021Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Anna Y. Herr, Quentin P. Herr, Ryan Edward Clarke, Harold Clifton Hearne, III, Alexander Louis Braun, Randall M. Burnett, Timothy Chi-Chao Lee
-
Patent number: 10984336Abstract: One example includes a superconducting clock conditioning system. The system includes a plurality of inductive stages. Each of the plurality of inductive stages includes an inductive signal path that includes at least one inductor and a Josephson junction. The superconducting clock conditioning system is configured to receive an input AC clock signal and to output a conditioned AC clock signal having an approximately square-wave characteristic and having a peak amplitude that is less than a peak amplitude of the input AC clock signal.Type: GrantFiled: August 1, 2019Date of Patent: April 20, 2021Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Quentin P. Herr, Jonathan D. Egan
-
Publication number: 20210083676Abstract: Non-destructive read out (NDRO) circuits are provided for use in reciprocal quantum logic (RQL) superconducting systems. Each NDRO circuit includes a “body” circuit that provides a single or multi-state sub-critical bias current to one or many independent “tail” circuitries. Each “tail” has minimal effect on the “body” thereby preventing any interference or destruction to the state of the “body” circuitry. The circuits reduce device count and thereby increase circuit density, simplify and reduce the cost of fabrication, and provide functionality not available in existing designs, such as the ability to write a state and read it in the same operation cycle. The NDRO circuits provide more compact unit cells useful in memory or logic arrays, demanding fewer resources with increased functionality. The circuits also provide compact cells for AND, AND-OR, A-NOT-B, inverter, multiplexer, and demultiplexer gates.Type: ApplicationFiled: November 10, 2020Publication date: March 18, 2021Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: ANNA Y. HERR, QUENTIN P. HERR, RYAN EDWARD CLARKE, HAROLD CLIFTON HEARNE, III, ALEXANDER LOUIS BRAUN, RANDALL M. BURNETT, TIMOTHY CHI-CHAO LEE
-
Publication number: 20210035004Abstract: One example includes a superconducting clock conditioning system. The system includes a plurality of inductive stages. Each of the plurality of inductive stages includes an inductive signal path that includes at least one inductor and a Josephson junction. The superconducting clock conditioning system is configured to receive an input AC clock signal and to output a conditioned AC clock signal having an approximately square-wave characteristic and having a peak amplitude that is less than a peak amplitude of the input AC clock signal.Type: ApplicationFiled: August 1, 2019Publication date: February 4, 2021Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Quentin P. Herr, Jonathan D. Egan
-
Patent number: 10911031Abstract: Superconducting circuits for processing input signals are described. An example superconducting circuit includes a first portion configured to receive an input signal having a data pattern represented by edge transitions in the input signal. The superconducting circuit further includes a second portion configured to provide an output signal, where the superconducting circuit is configured to, without applying a direct-current (DC) offset to the input signal, output the output signal corresponding to the edge transitions such that the output signal is substantially representative of the data pattern despite not applying the DC offset to the input signal.Type: GrantFiled: February 7, 2019Date of Patent: February 2, 2021Assignee: Microsoft Technology Licensing, LLCInventors: James F. Wise, Jonathan D. Egan, Haitao O. Dai, Quentin P. Herr
-
Patent number: 10902908Abstract: A Josephson memory array and logic circuits use quasi-long-Josephson-junction interconnects to propagate signals at fast speeds and low energy expense, while permitting for memory arrays as dense fabrics of relatively simple unit cell sub-circuits, which include ? Josephson junctions, connected together by the interconnects. Each of the unit cell sub-circuits can be configured as a looped or linear arrangement. The unit cell sub-circuits and interconnects provide a fast, dense memory technology for reciprocal quantum logic (RQL), suitable for low-level caches and other memories collocated with an RQL processor.Type: GrantFiled: July 20, 2020Date of Patent: January 26, 2021Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Quentin P. Herr, Anna Y. Herr
-
Patent number: 10868540Abstract: Non-destructive read out (NDRO) circuits are provided for use in reciprocal quantum logic (RQL) superconducting systems. Each NDRO circuit includes a “body” circuit that provides a single or multi-state sub-critical bias current to one or many independent “tail” circuitries. Each “tail” has minimal effect on the “body” thereby preventing any interference or destruction to the state of the “body” circuitry. The circuits reduce device count and thereby increase circuit density, simplify and reduce the cost of fabrication, and provide functionality not available in existing designs, such as the ability to write a state and read it in the same operation cycle. The NDRO circuits provide more compact unit cells useful in memory or logic arrays, demanding fewer resources with increased functionality. The circuits also provide compact cells for AND, AND-OR, A-NOT-B, inverter, multiplexer, and demultiplexer gates.Type: GrantFiled: December 2, 2019Date of Patent: December 15, 2020Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Anna Y. Herr, Quentin P. Herr, Ryan Edward Clarke, Harold Clifton Hearne, III, Alexander Louis Braun, Randall M. Burnett, Timothy Chi-Chao Lee
-
Publication number: 20200350006Abstract: A Josephson memory array and logic circuits use quasi-long-Josephson-junction interconnects to propagate signals at fast speeds and low energy expense, while permitting for memory arrays as dense fabrics of relatively simple unit cell sub-circuits, which include ? Josephson junctions, connected together by the interconnects. Each of the unit cell sub-circuits can be configured as a looped or linear arrangement. The unit cell sub-circuits and interconnects provide a fast, dense memory technology for reciprocal quantum logic (RQL), suitable for low-level caches and other memories collocated with an RQL processor.Type: ApplicationFiled: July 20, 2020Publication date: November 5, 2020Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Quentin P. Herr, Anna Y. Herr
-
Patent number: 10777263Abstract: A Josephson memory array and logic circuits use quasi-long-Josephson-junction interconnects to propagate signals at fast speeds and low energy expense, while permitting for memory arrays as dense fabrics of relatively simple unit cell sub-circuits, which include it Josephson junctions, connected together by the interconnects. Each of the unit cell sub-circuits can be configured as a looped or linear arrangement. The unit cell sub-circuits and interconnects provide a fast, dense memory technology for reciprocal quantum logic (RQL), suitable for low-level caches and other memories collocated with an RQL processor.Type: GrantFiled: April 23, 2019Date of Patent: September 15, 2020Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Quentin P. Herr, Anna Y. Herr
-
Publication number: 20200287118Abstract: Superconducting integrated circuit layouts are proofed against the detrimental effects of stray flux by designing and fabricating them to have one or more ground planes patterned in the x-y plane with a regular grid of low-aspect-ratio flux-trapping voids. The ground plane(s) can be globally patterned with such voids and thousands or more superconducting circuit devices and wires can thereafter be laid out so as not to intersect or come so close to the voids that the trapped flux would induce supercurrents in them, thus preventing undesirable coupling of flux into circuit elements. Sandwiching a wire layer between patterned ground planes permits wires to be laid out even closer to the voids. Voids of successively smaller maximum dimension can be concentrically stacked in pyramidal fashion in multiple ground plane layers having different superconductor transition temperatures, increasing the x-y area available for device placement and wire-up.Type: ApplicationFiled: March 7, 2019Publication date: September 10, 2020Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: ANNA Y. HERR, VLADIMIR V. TALANOV, QUENTIN P. HERR
-
Publication number: 20200259483Abstract: Superconducting circuits for processing input signals are described. An example superconducting circuit includes a first portion configured to receive an input signal having a data pattern represented by edge transitions in the input signal. The superconducting circuit further includes a second portion configured to provide an output signal, where the superconducting circuit is configured to, without applying a direct-current (DC) offset to the input signal, output the output signal corresponding to the edge transitions such that the output signal is substantially representative of the data pattern despite not applying the DC offset to the input signal.Type: ApplicationFiled: February 7, 2019Publication date: August 13, 2020Inventors: James F. Wise, Jonathan D. Egan, Haitao O. Dai, Quentin P. Herr
-
Patent number: 10651808Abstract: Output amplifier comprising a stack of compound superconducting quantum interference device (SQUID) output amplifier stages and related methods are provided. A method includes receiving a first pulse train comprising a first plurality of single flux quantum (SFQ) pulses. The method may further include receiving a second pulse train comprising a second plurality of SFQ pulses, where the second pulse train is delayed by a predetermined fraction of a clock cycle relative to the first pulse train. The method may further include using the stack of the plurality of compound SQUID output amplifier stages converting the first plurality of SFQ pulses and the second plurality of SFQ pulses into a voltage waveform, where each of the plurality of compound SQUID output amplifier stages comprises a pair of superconducting quantum interference devices (SQUIDs).Type: GrantFiled: May 25, 2018Date of Patent: May 12, 2020Assignee: Microsoft Technology Licensing, LLCInventors: Jonathan D. Egan, Quentin P. Herr
-
Publication number: 20200106444Abstract: Non-destructive read out (NDRO) circuits are provided for use in reciprocal quantum logic (RQL) superconducting systems. Each NDRO circuit includes a “body” circuit that provides a single or multi-state sub-critical bias current to one or many independent “tail” circuitries. Each “tail” has minimal effect on the “body” thereby preventing any interference or destruction to the state of the “body” circuitry. The circuits reduce device count and thereby increase circuit density, simplify and reduce the cost of fabrication, and provide functionality not available in existing designs, such as the ability to write a state and read it in the same operation cycle. The NDRO circuits provide more compact unit cells useful in memory or logic arrays, demanding fewer resources with increased functionality. The circuits also provide compact cells for AND, AND-OR, A-NOT-B, inverter, multiplexer, and demultiplexer gates.Type: ApplicationFiled: December 2, 2019Publication date: April 2, 2020Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: ANNA Y. HERR, QUENTIN P. HERR, RYAN EDWARD CLARKE, HAROLD CLIFTON HEARNE, III, ALEXANDER LOUIS BRAUN, RANDALL M. BURNETT, TIMOTHY CHI-CHAO LEE
-
Patent number: 10608044Abstract: Capacitively coupled superconducting integrated circuits powered using alternating current clock signals are described. An example superconducting integrated circuit includes a first clock line coupled via a first capacitor to a first superconducting circuit including a first Josephson junction, where the first capacitor is configured to receive a first clock signal having a first phase and couple a first bias current to the first superconducting circuit. The superconducting integrated circuit further includes a second clock line coupled via a second capacitor to a second superconducting circuit including a second Josephson junction, where the second capacitor is configured to receive a second clock signal having a second phase and couple a second bias current to the second superconducting circuit, and where the second phase is different from the first phase.Type: GrantFiled: January 7, 2019Date of Patent: March 31, 2020Assignee: Microsoft Technology Licensing, LLCInventors: Anna Y. Herr, Quentin P. Herr, Joshua A. Strong
-
Publication number: 20200044656Abstract: Non-destructive read out (NDRO) circuits are provided for use in reciprocal quantum logic (RQL) superconducting systems. Each NDRO circuit includes a “body” circuit that provides a single or multi-state sub-critical bias current to one or many independent “tail” circuitries. Each “tail” has minimal effect on the “body” thereby preventing any interference or destruction to the state of the “body” circuitry. The circuits reduce device count and thereby increase circuit density, simplify and reduce the cost of fabrication, and provide functionality not available in existing designs, such as the ability to write a state and read it in the same operation cycle. The NDRO circuits provide more compact unit cells useful in memory or logic arrays, demanding fewer resources with increased functionality. The circuits also provide compact cells for AND, AND-OR, A-NOT-B, inverter, multiplexer, and demultiplexer gates.Type: ApplicationFiled: July 31, 2018Publication date: February 6, 2020Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: ANNA Y. HERR, QUENTIN P. HERR, RYAN EDWARD CLARKE, HAROLD CLIFTON HEARNE, III, ALEXANDER LOUIS BRAUN, RANDALL M. BURNETT, TIMOTHY CHI-CHAO LEE
-
Patent number: 10554207Abstract: Non-destructive read out (NDRO) circuits are provided for use in reciprocal quantum logic (RQL) superconducting systems. Each NDRO circuit includes a “body” circuit that provides a single or multi-state sub-critical bias current to one or many independent “tail” circuitries. Each “tail” has minimal effect on the “body” thereby preventing any interference or destruction to the state of the “body” circuitry. The circuits reduce device count and thereby increase circuit density, simplify and reduce the cost of fabrication, and provide functionality not available in existing designs, such as the ability to write a state and read it in the same operation cycle. The NDRO circuits provide more compact unit cells useful in memory or logic arrays, demanding fewer resources with increased functionality. The circuits also provide compact cells for AND, AND-OR, A-NOT-B, inverter, multiplexer, and demultiplexer gates.Type: GrantFiled: July 31, 2018Date of Patent: February 4, 2020Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Anna Y. Herr, Quentin P. Herr, Ryan Edward Clarke, Harold Clifton Hearne, III, Alexander Louis Braun, Randall M. Burnett, Timothy Chi-Chao Lee