Patents by Inventor Quentin P. Herr
Quentin P. Herr has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180114568Abstract: One embodiment includes a superconducting gate memory circuit. The circuit includes a Josephson D-gate circuit configured to set a digital state as one of a first data state and a second data state in response to a write enable single flux quantum (SFQ) pulse provided on a write enable input and a respective presence of or absence of a write data SFQ pulse provided on a data write input. The circuit also includes a storage loop coupled to the Josephson D-gate. The storage loop can be configured to store the digital state and to readout the digital state at an output in response to a read enable SFQ pulse provided on a read enable input and a read data SFQ pulse provided on a read data input.Type: ApplicationFiled: September 25, 2017Publication date: April 26, 2018Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: RANDALL M. BURNETT, QUENTIN P. HERR
-
Patent number: 9905900Abstract: A microwave circuit is provided that comprises a plurality of transmission lines each configured to receive and propagate a respective waveform signal of a plurality of waveform signals, and a combiner that receives and combines the plurality of waveform signals from outputs of the plurality of transmission lines into a combined output waveform signal that is output terminated by an output termination resistor. The microwave circuit further comprises a compensation signal generator that generates a compensation signal to mitigate reflections associated with the transmission of signals through the microwave circuit.Type: GrantFiled: May 1, 2015Date of Patent: February 27, 2018Assignee: Northrop Grumman Systems CorporationInventors: Quentin P. Herr, Aaron A. Pesetski, Pavel Borodulin
-
Patent number: 9887700Abstract: A device including Josephson junctions, and a terminal for receiving a sinusoidal clock signal for providing power to the Josephson junctions, is provided. The device further includes a terminal for receiving an input signal, a clock terminal for receiving a return-to-zero clock signal, and at least one latch. The device also includes at least one logic gate including at least a subset of the Josephson junctions, for processing the input signal and the return-to-zero clock signal to generate a first signal for the at least one latch. Additionally, the device includes at least one phase-mode logic inverter for processing the return-to-zero clock signal to generate a second signal for the at least one latch. The device also includes an output terminal for providing an output of the at least one latch by processing the first signal and the second signal.Type: GrantFiled: November 26, 2016Date of Patent: February 6, 2018Assignee: Microsoft Technology Licensing, LLCInventors: Douglas Carmean, Alexander Braun, Anna Y. Herr, Quentin P. Herr
-
Patent number: 9876505Abstract: An isochronous receiver system is provided and includes a single flux quantum (SFQ) receiver to receive a data signal from a transmission line. The single flux quantum receiver then converts the data signal to an SFQ signal. The system also includes a converter system to convert the SFQ signal to a reciprocal quantum logic (RQL) signal and to phase-align the RQL signal with a sampling phase of an AC clock signal.Type: GrantFiled: September 2, 2016Date of Patent: January 23, 2018Assignee: Northrop Grumman Systems CorporationInventors: Haitao O. Dai, Quentin P. Herr, Steven B. Shauck, Anna Y. Herr, Randall M. Burnett
-
Patent number: 9812192Abstract: One embodiment includes a superconducting gate memory circuit. The circuit includes a Josephson D-gate circuit configured to set a digital state as one of a first data state and a second data state in response to a write enable single flux quantum (SFQ) pulse provided on a write enable input and a respective presence of or absence of a write data SFQ pulse provided on a data write input. The circuit also includes a storage loop coupled to the Josephson D-gate. The storage loop can be configured to store the digital state and to readout the digital state at an output in response to a read enable SFQ pulse provided on a read enable input and a read data SFQ pulse provided on a read data input.Type: GrantFiled: November 14, 2016Date of Patent: November 7, 2017Assignee: Northrop Grumman Systems CorporationInventors: Randall M. Burnett, Quentin P. Herr
-
Patent number: 9787312Abstract: Systems and methods are provided for applying flux to a quantum-coherent superconducting circuit. In one example, a system includes a long-Josephson junction (LJJ), an inductive loop coupled to the LJJ and inductively coupled to the quantum-coherent superconducting circuit, and a single flux quantum (SFQ) controller configured to apply a SFQ pulse to a first end of the LJJ that propagates the SFQ pulse to a second end of the LJJ, while also applying a flux quantum to the inductive loop resulting in a first value of control flux being applied to the quantum-coherent superconducting circuit.Type: GrantFiled: August 14, 2012Date of Patent: October 10, 2017Assignee: Northrop Grumman Systems CorporationInventors: Quentin P. Herr, Ofer Naaman, Anna Y. Herr
-
Patent number: 9780765Abstract: One embodiment describes a Josephson current source system. The system includes a flux-shuttle loop that is inductively coupled with an AC input signal. The flux-shuttle loop includes a plurality of Josephson junctions spaced about the flux-shuttle loop and being configured, when activated, to sequentially trigger the plurality of Josephson junctions about the flux-shuttle loop in response to the AC input signal to generate a DC output current provided through an output inductor. The system also includes a flux injector that is configured to selectively activate and deactivate the flux-shuttle loop in response to an input signal to control an amplitude of the DC output current.Type: GrantFiled: December 9, 2014Date of Patent: October 3, 2017Assignee: Northrop Grumman Systems CorporationInventors: Ofer Naaman, Quentin P. Herr
-
Patent number: 9653153Abstract: One embodiment describes a memory cell. The memory cell includes a phase hysteretic magnetic Josephson junction (PHMJJ) that is configured to store one of a first binary logic state corresponding to a binary logic-1 state and a second binary logic state corresponding to a binary logic-0 state in response to a write current that is provided to the memory cell and to generate a superconducting phase based on the stored digital state. The memory cell also includes a superconducting read-select device that is configured to implement a read operation in response to a read current that is provided to the memory cell. The memory cell further includes at least one Josephson junction configured to provide an output based on the superconducting phase of the PHMJJ during the read operation, the output corresponding to the stored digital state.Type: GrantFiled: February 2, 2016Date of Patent: May 16, 2017Assignee: Northrop Grumman Systems CorporationInventors: Anna Y. Herr, Quentin P. Herr, Andrew Hostetler Miklich
-
Patent number: 9646682Abstract: One embodiment describes a reciprocal quantum logic (RQL) sense amplifier system. The system includes an input stage configured to amplify a sense current received at an input. The system also includes a detection stage configured to trigger at least one detection Josephson junction (JJ) in response to the amplified sense current and based on a clock signal to generate a single flux quantum (SFQ) pulse. The system further includes a Josephson transmission line (JTL) stage configured to propagate the SFQ pulse to an output of the RQL sense amplifier system based on at least one output JJ and to generate a negative SFQ pulse to reset the at least one detection JJ and the at least one output JJ based on the clock signal.Type: GrantFiled: May 27, 2016Date of Patent: May 9, 2017Assignee: Northrop Grumman Systems CorporationInventors: Donald L. Miller, Quentin P. Herr, Anna Y. Herr
-
Publication number: 20170117901Abstract: A device including Josephson junctions, and a terminal for receiving a sinusoidal clock signal for providing power to the Josephson junctions, is provided. The device further includes a terminal for receiving an input signal, a clock terminal for receiving a return-to-zero clock signal, and at least one latch. The device also includes at least one logic gate including at least a subset of the Josephson junctions, for processing the input signal and the return-to-zero clock signal to generate a first signal for the at least one latch. Additionally, the device includes at least one phase-mode logic inverter for processing the return-to-zero clock signal to generate a second signal for the at least one latch. The device also includes an output terminal for providing an output of the at least one latch by processing the first signal and the second signal.Type: ApplicationFiled: November 26, 2016Publication date: April 27, 2017Inventors: Douglas Carmean, Alexander Braun, Anna Y. Herr, Quentin P. Herr
-
Patent number: 9543959Abstract: A device including Josephson junctions, and a terminal for receiving a sinusoidal clock signal for providing power to the Josephson junctions, is provided. The device further includes a terminal for receiving an input signal, a clock terminal for receiving a return-to-zero clock signal, and at least one latch. The device also includes at least one logic gate including at least a subset of the Josephson junctions, for processing the input signal and the return-to-zero clock signal to generate a first signal for the at least one latch. Additionally, the device includes at least one phase-mode logic inverter for processing the return-to-zero clock signal to generate a second signal for the at least one latch. The device also includes an output terminal for providing an output of the at least one latch by processing the first signal and the second signal.Type: GrantFiled: October 21, 2015Date of Patent: January 10, 2017Assignee: Microsoft Technology Licensing, LLCInventors: Douglas Carmean, Alexander Braun, Anna Y. Herr, Quentin P. Herr
-
Publication number: 20160370822Abstract: One embodiment includes a clock distribution system. The system includes a standing-wave resonator configured to receive and to resonate a sinusoidal clock signal. The standing-wave resonator includes at least one anti-node portion associated with a peak current amplitude of the sinusoidal clock signal. The system also includes at least one clock line interconnecting each of the at least one anti-node portion and an associated circuit. The at least one clock line can be configured to propagate the sinusoidal clock signal for timing functions associated with the associated circuit.Type: ApplicationFiled: June 22, 2015Publication date: December 22, 2016Applicant: NORTHROP GRUMMAN CORPORATIONInventors: JOSHUA A. STRONG, ANNA Y. HERR, QUENTIN P. HERR, STEVEN B. SHAUCK
-
Patent number: 9520181Abstract: One embodiment describes a JMRAM memory cell system. The system includes a phase hysteretic magnetic Josephson junction (PHMJJ) that stores one of a first binary state and a second binary state in response to a write current provided during a data write operation and to provide a superconducting phase based on the stored digital state. The system also includes a directional write element configured to provide a directional bias current during the data write operation to provide the superconducting phase of the PHMJJ in a predetermined direction corresponding to the first binary state. The system further includes at least one Josephson junction having a critical current that is based on the superconducting phase of the PHMJJ and being configured to provide an output corresponding to the stored digital state in response to a read current that is provided during a read operation.Type: GrantFiled: September 15, 2015Date of Patent: December 13, 2016Assignee: Northrop Grumman Systems CorporationInventors: Donald L. Miller, Andrew Hostetler Miklich, Anna Y. Herr, Quentin P. Herr, William Robert Reohr
-
Publication number: 20160322689Abstract: A microwave circuit is provided that comprises a plurality of transmission lines each configured to receive and propagate a respective waveform signal of a plurality of waveform signals, and a combiner that receives and combines the plurality of waveform signals from outputs of the plurality of transmission lines into a combined output waveform signal that is output terminated by an output termination resistor. The microwave circuit further comprises a compensation signal generator that generates a compensation signal to mitigate reflections associated with the transmission of signals through the microwave circuit.Type: ApplicationFiled: May 1, 2015Publication date: November 3, 2016Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: QUENTIN P. HERR, AARON A. PESETSKI, PAVEL BORODULIN
-
Patent number: 9466643Abstract: One example includes a superconducting circuit. The circuit includes a plurality of layers comprising a first conductor layer and a second conductor layer overlying the first conductor layer, each of the first and second conductor layers comprising at least one signal element. The circuit also includes a ground grid that is conductively coupled to ground and comprises a first plurality of parallel ground lines that occupy the first conductor layer and extend in a first direction and a second plurality of parallel ground lines that occupy the second conductor layer and extend in a second direction that is orthogonal with respect to the first direction.Type: GrantFiled: September 10, 2014Date of Patent: October 11, 2016Assignee: Northrop Grumman Systems CorporationInventors: Quentin P. Herr, Anna Y. Herr, Steven Brian Shauck, Eileen Jiwon Min
-
Patent number: 9455707Abstract: One embodiment includes a superconductive gate system. The superconductive gate system includes a Josephson D-gate circuit comprising a bi-stable loop configured to store a digital state as one of a first data state and a second data state in response to an enable single flux quantum (SFQ) pulse provided on an enable input and a respective presence of or absence of a data SFQ pulse provided on a data input. The digital state can be provided at an output. The readout circuit is coupled to the output and can be configured to reproduce the digital state as an output signal.Type: GrantFiled: July 8, 2014Date of Patent: September 27, 2016Assignee: Northrop Grumman Systems CorporationInventors: Anna Y. Herr, Quentin P. Herr
-
Publication number: 20160267964Abstract: One embodiment describes a memory cell. The memory cell includes a phase hysteretic magnetic Josephson junction (PHMJJ) that is configured to store one of a first binary logic state corresponding to a binary logic-1 state and a second binary logic state corresponding to a binary logic-0 state in response to a write current that is provided to the memory cell and to generate a superconducting phase based on the stored digital state. The memory cell also includes a superconducting read-select device that is configured to implement a read operation in response to a read current that is provided to the memory cell. The memory cell further includes at least one Josephson junction configured to provide an output based on the superconducting phase of the PHMJJ during the read operation, the output corresponding to the stored digital state.Type: ApplicationFiled: February 2, 2016Publication date: September 15, 2016Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: ANNA Y. HERR, QUENTIN P. HERR, ANDREW HOSTETLER MIKLICH
-
Publication number: 20160164505Abstract: One embodiment describes a Josephson current source system. The system includes a flux-shuttle loop that is inductively coupled with an AC input signal. The flux-shuttle loop includes a plurality of Josephson junctions spaced about the flux-shuttle loop and being configured, when activated, to sequentially trigger the plurality of Josephson junctions about the flux-shuttle loop in response to the AC input signal to generate a DC output current provided through an output inductor. The system also includes a flux injector that is configured to selectively activate and deactivate the flux-shuttle loop in response to an input signal to control an amplitude of the DC output current.Type: ApplicationFiled: December 9, 2014Publication date: June 9, 2016Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Ofer Naaman, Quentin P. Herr
-
Patent number: 9292642Abstract: Systems and methods are provided for physical layout of superconductor circuits. The physical layout system and method is configured to place and route the superconducting circuits by first placing the gates in the form of gate tiles within unoccupied areas of a predetermined circuit design based on a netlist. Each gate tile type includes a particular gate type and a plurality of unassigned Josephson junctions that can be employed in the gates and/or the active interconnects. Inductive wires are then routed between gates incorporating and assigning the Josephson junctions to produce active interconnects between the I/O terminals of the gates based on connections defined in the netlist.Type: GrantFiled: August 1, 2014Date of Patent: March 22, 2016Assignee: Northrop Grumman Systems CorporationInventors: Anna Y. Herr, Quentin P. Herr
-
Publication number: 20160071903Abstract: One example includes a superconducting circuit. The circuit includes a plurality of layers comprising a first conductor layer and a second conductor layer overlying the first conductor layer, each of the first and second conductor layers comprising at least one signal element. The circuit also includes a ground grid that is conductively coupled to ground and comprises a first plurality of parallel ground lines that occupy the first conductor layer and extend in a first direction and a second plurality of parallel ground lines that occupy the second conductor layer and extend in a second direction that is orthogonal with respect to the first direction.Type: ApplicationFiled: September 10, 2014Publication date: March 10, 2016Applicant: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Quentin P. HERR, Anna Y. HERR, Steven Brian SHAUCK, Eileen Jiwon MIN