Patents by Inventor Ronald H. Sartore
Ronald H. Sartore has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090027014Abstract: A memory subsystem is configured to obtain power from an external system and from at least one power capacitors. The memory subsystem includes logic to verify the power delivery capability of the power capacitors.Type: ApplicationFiled: July 25, 2007Publication date: January 29, 2009Applicant: SimtekInventor: Ronald H. Sartore
-
Publication number: 20080150905Abstract: An apparatus and method for providing an active feedback of a position of a conductive object, manipulated by a user on a sensing device, to allow detection of a reference location on the sensing device by the user. The apparatus may include a sensing device to detect a presence of a conductive object, manipulated by a user on the sensing device, a processing device coupled to the sensing device, the processing device to determine a position of the conductive object on the sensing device, and a feedback mechanism coupled to the processing device to provide an active feedback to the user to allow detection of a reference location on the sensing device by the user.Type: ApplicationFiled: December 21, 2006Publication date: June 26, 2008Inventors: Edward L. Grivna, David G. Wright, Ronald H. Sartore
-
Patent number: 7370140Abstract: An enhanced DRAM contains embedded row registers in the form of latches. The row registers are adjacent to the DRAM array, and when the DRAM comprises a group of subarrays, the row registers are located between DRAM subarrays. When used as on-chip cache, these registers hold frequently accessed data. This data corresponds to data stored in the DRAM at a particular address. When an address is supplied to the DRAM, it is compared to the address of the data stored in the cache. If the addresses are the same, then the cache data is read at SRAM speeds. The DRAM is decoupled from this read. The DRAM also remains idle during this cache read unless the system opts to precharge or refresh the DRAM. Refresh or precharge occur concurrently with the cache read. If the addresses are not the same, then the DRAM is accessed and the embedded register is reloaded with the data at that new DRAM address.Type: GrantFiled: September 24, 2001Date of Patent: May 6, 2008Assignee: Purple Mountain Server LLCInventors: Ronald H. Sartore, Kenneth J. Mobley, Donald G. Carrigan, Oscar Frederick Jones, Jr.
-
Publication number: 20070291009Abstract: An apparatus and method for distinguishing a particular gesture from among multiple gestures, performed by a conductive object on the sensing device, using fewer than three time intervals. The apparatus may include a sensing device to detect a presence of a conductive object, and a processing device, coupled to the sensing device, to distinguish the multiple gestures. The method may include distinguishing between a tap gesture, a double tap gesture, a drag gesture, and a motion gesture.Type: ApplicationFiled: June 19, 2006Publication date: December 20, 2007Inventors: David G. Wright, Edward L. Grivna, Ronald H. Sartore
-
Patent number: 6970908Abstract: The present invention provides a method for automatically determining, and accordingly prompting an email user as to whether an attachment is to accompany an email message prior to transmission of the message. In one embodiment, the present invention provides a method, which can prompt an email user as to whether an attachment is to accompany an email addressed to certain individuals, groups, or organizations, prior to transmission of the message. In one embodiment, a database of certain addressees to whom attachments are frequently transmitted is consulted. In one embodiment, the present invention provides a method, which automatically prompts users based on the content of an email message as to whether an attachment is desired prior to transmission. In one embodiment, a database of certain keywords appearing in message text frequently correlated with attachment inclusion is consulted. In one embodiment, the databases are automatically updated by a self-learning modality.Type: GrantFiled: March 27, 2001Date of Patent: November 29, 2005Assignee: Cypress Semiconductor Corp.Inventors: Steven Larky, Ronald H. Sartore
-
Patent number: 6839778Abstract: An apparatus comprising a peripheral device and a host device. The peripheral device may be connected to the host device. The speed of the peripheral device may be adjusted in response to one or more predetermined conditions.Type: GrantFiled: June 9, 2000Date of Patent: January 4, 2005Assignee: Cypress Semiconductor Corp.Inventors: Ronald H. Sartore, Steven P. Larky, Cathal G. Phelan
-
Patent number: 6671831Abstract: One aspect of the present invention concerns an apparatus comprising a circuit that may be configured to present a connection signal. The connection signal may be configured to automatically disconnect and reconnect a peripheral device from a host in response to one or more errors. In another aspect of the present invention the connection signal may be configured to shift a configuration of a peripheral device in response to one or more errors.Type: GrantFiled: June 13, 2000Date of Patent: December 30, 2003Assignee: Cypress Semiconductor Corp.Inventors: Ronald H. Sartore, Steven P. Larky
-
Patent number: 6625761Abstract: One aspect of the present invention concerns an apparatus comprising a circuit that may be configured to present a connection signal. The connection signal may be configured to automatically disconnect and reconnect a peripheral device from a host in response to one or more errors. In another aspect of the present invention the connection signal may be configured to shift a configuration of a peripheral device in response to one or more errors.Type: GrantFiled: June 13, 2000Date of Patent: September 23, 2003Assignee: Cypress Semiconductor Corp.Inventors: Ronald H. Sartore, Steven P. Larky
-
Patent number: 6493770Abstract: A system and method for reconfiguring a peripheral device connected by a computer bus and port to a host from a first generic configuration to a second manufacturer specific configuration is provided in which the configuration of a peripheral device may be electronically reset. A peripheral interface device for a standardized computer peripheral device bus and port is also provided in which a physical disconnection and reconnection of the peripheral device is emulated to reconfigure the bus and port for a particular peripheral device.Type: GrantFiled: June 11, 2001Date of Patent: December 10, 2002Assignee: Cypress Semiconductor Corp.Inventors: Ronald H. Sartore, Steven P. Larky
-
Publication number: 20020056020Abstract: An enhanced DRAM contains embedded row registers in the form of latches. The row registers are adjacent to the DRAM array, and when the DRAM comprises a group of subarrays, the row registers are located between DRAM subarrays. When used as on-chip cache, these registers hold frequently accessed data. This data corresponds to data stored in the DRAM at a particular address. When an address is supplied to the DRAM, it is compared to the address of the data stored in the cache. If the addresses are the same, then the cache data is read at SRAM speeds. The DRAM is decoupled from this read. The DRAM also remains idle during this cache read unless the system opts to precharge or refresh the DRAM. Refresh or precharge occur concurrently with the cache read. If the addresses are not the same, then the DRAM is accessed and the embedded register is reloaded with the data at that new DRAM address.Type: ApplicationFiled: September 24, 2001Publication date: May 9, 2002Inventors: Ronald H. Sartore, Kenneth J. Mobley, Donald G. Carrigan, Oscar Frederick Jones
-
Patent number: 6347357Abstract: An enhanced DRAM contains embedded row registers in the form of latches. The row registers are adjacent to the DRAM array, and when the DRAM comprises a group of subarrays, the row registers are located between DRAM subarrays. When used as on-chip cache, these registers hold frequently accessed data. This data corresponds to data stored in the DRAM at a particular address. When an address is supplied to the DRAM, it is compared to the address of the data stored in the cache. If the addresses are the same, then the cache data is read at SRAM speeds. The DRAM is decoupled from this read. The DRAM also remains idle during this cache read unless the system opts to precharge or refresh the DRAM. Refresh or precharge occur concurrently with the cache read. If the addresses are not the same, then the DRAM is accessed and the embedded register is reloaded with the data at that new DRAM address.Type: GrantFiled: October 30, 1998Date of Patent: February 12, 2002Assignee: Enhanced Memory Systems, Inc.Inventors: Ronald H. Sartore, Kenneth J. Mobley, Donald G. Carrigan, Oscar Frederick Jones
-
Patent number: 6249825Abstract: A system for reconfiguring a peripheral device having a first configuration connected by a computer bus and a port to a host computer. The system comprises a first circuit and a second circuit. The first circuit may be configured to download information for a second configuration from the host computer into the peripheral device over the computer bus. The second circuit may be configured to electronically simulate, over the computer bus, a physical disconnection and reconnection of the peripheral device to reconfigure the peripheral device to the second configuration.Type: GrantFiled: January 4, 2000Date of Patent: June 19, 2001Assignee: Cypress SemiconductorInventors: Ronald H. Sartore, Steven P. Larky
-
Patent number: 6223266Abstract: A system and method for interfacing between an input/output system, that includes a local computer bus, a processor connected to the local computer bus and an interface to a computer system bus, and a computer system having a main memory is provided. The system includes a memory system with a memory controller that controls access and storage of data. The system may initiate sequential or burst ordered blocks of data over the computer bus from the computer system in anticipation of random access requests for data by the processor. A system and method for interfacing a plurality of processors to a computer system having a system bus and a main memory is also provided.Type: GrantFiled: August 20, 1997Date of Patent: April 24, 2001Assignee: Cypress Semiconductor Corp.Inventor: Ronald H. Sartore
-
Patent number: 6012103Abstract: A system and method for reconfiguring a peripheral device connected by a computer bus and port to a host from a first generic configuration to a second manufacturer specific configuration is provided in which the configuration of a peripheral device may be electronically reset. A peripheral interface device for a standardized computer peripheral device bus and port is also provided in which a physical disconnection and reconnection of the peripheral device is emulated to reconfigure the bus and port for a particular peripheral device.Type: GrantFiled: July 2, 1997Date of Patent: January 4, 2000Assignee: Cypress Semiconductor Corp.Inventors: Ronald H. Sartore, Steven P. Larky
-
Patent number: 5887272Abstract: An enhanced DRAM contains embedded row registers in the form of latches. The row registers are adjacent to the DRAM array, and when the DRAM comprises a group of subarrays, the row registers are located between DRAM subarrays. When used as on-chip cache, these registers hold frequently accessed data. This data corresponds to data stored in the DRAM at a particular address. When an address is supplied to the DRAM, it is compared to the address of the data stored in the cache. If the addresses are the same, then the cache data is read at SRAM speeds. The DRAM is decoupled from this read. The DRAM also remains idle during this cache read unless the system opts to precharge or refresh the DRAM. Refresh or precharge occur concurrently with the cache read. If the addresses are not the same, then the DRAM is accessed and the embedded register is reloaded with the data at that new DRAM address.Type: GrantFiled: July 3, 1997Date of Patent: March 23, 1999Assignee: Enhanced Memory Systems, Inc.Inventors: Ronald H. Sartore, Kenneth J. Mobley, Donald G. Carrigan, Oscar Frederick Jones
-
Patent number: 5721862Abstract: An enhanced DRAM contains embedded row registers in the form of latches. The row registers are adjacent to the DRAM array, and when the DRAM comprises a group of subarrays, the row registers are located between DRAM subarrays. When used as on-chip cache, these registers hold frequently accessed data. This data corresponds to data stored in the DRAM at a particular address. When an address is supplied to the DRAM, it is compared to the address of the data stored in the cache. If the addresses are the same, then the cache data is read at SRAM speeds. The DRAM is decoupled from this read. The DRAM also remains idle during this cache read unless the system opts to precharge or refresh the DRAM. Refresh or precharge occur concurrently with the cache read. If the addresses are not the same, then the DRAM is accessed and the embedded register is reloaded with the data at that new DRAM address.Type: GrantFiled: June 2, 1995Date of Patent: February 24, 1998Assignee: Ramtron International CorporationInventors: Ronald H. Sartore, Kenneth J. Mobley, Donald G. Carrigan, Oscar Frederick Jones, Jr.
-
Patent number: 5699317Abstract: An enhanced dynamic random access memory (DRAM) contains embedded row registers in the form of latches. The row registers are adjacent to the DRAM array, and when the DRAM comprises a group of subarrays, the row registers are located between DRAM subarrays. When used as on-chip cache, these registers hold frequently accessed data. This data corresponds to data stored in the DRAM at a particular address. When an address is supplied to the DRAM, it is compared to the address of the data stored in the cache. If the addresses are the same, then the cache data is read at static random access memory (SRAM) speeds. The DRAM is decoupled from this read. The DRAM also remains idle during this cache read unless the system opts to precharge or refresh the DRAM. Refresh or precharge occur concurrently with the cache read. If the addresses are not the same, then the DRAM is accessed and the embedded register is reloaded with the data at that new DRAM address.Type: GrantFiled: October 6, 1994Date of Patent: December 16, 1997Assignee: Ramtron International CorporationInventors: Ronald H. Sartore, Kenneth J. Mobley, Donald G. Carrigan, Oscar Frederick Jones
-
Patent number: 5394784Abstract: A display module which is independent from a keyboard and can be placed above the keys of any keyboard is provided. The display module includes indicating lights which are positioned to be above each key. A separate processor module receives MIDI signals on a MIDI input board. These signals can be sent along a MIDI cable connected to the processor module, and can originate from either a keyboard, a computer, or any other MIDI compatible device. The processor ignores all but certain of the MIDI signals, keeping the operation simple. In particular, the processor responds to note on and note off signals to turn on the indicating light for a corresponding key.Type: GrantFiled: July 2, 1992Date of Patent: March 7, 1995Assignee: Softronics, Inc.Inventors: F. Scott Pierce, Jim Clemens, Wenton L. Davis, Robert V. Dupont, Ronald H. Sartore, Lynn D. Stricklan