Patents by Inventor Sanroku Tsukamoto
Sanroku Tsukamoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100117882Abstract: A semiconductor device includes a first switching device including a first electrode coupled with a first node, a second electrode coupled with a second node, and a first control electrode controlling connection between the first and second electrodes; a second switching device including a third electrode coupled with the second node, a fourth electrode coupled with the second node, and a second control electrode controlling the connection between the third electrode and the fourth electrode; and a first control circuit controlling a substrate voltage of the second switching device.Type: ApplicationFiled: November 3, 2009Publication date: May 13, 2010Applicant: FUJITSU LIMITEDInventor: Sanroku TSUKAMOTO
-
Publication number: 20100045496Abstract: A semiconductor device is described which includes a first comparator judging the level of an input signal based on a first judgment value, a second comparator judging the level of the input signal based on a second judgment value, and a calibrator outputting a control signal for starting the calibration of the second judgment value in the case that the calibration of the first judgment value is ended.Type: ApplicationFiled: February 19, 2009Publication date: February 25, 2010Applicant: FUJITSU LIMITEDInventor: Sanroku TSUKAMOTO
-
Publication number: 20100039303Abstract: A digital analog converter has an input terminal receiving a digital input signal, a lower-side capacitor group coupled to a lower-side common terminal in parallel, an upper-side capacitor group coupled, in parallel, to an upper-side common terminal at which an analog output signal is generated, a coupling capacitor provided between the lower-side common terminal and the upper-side common terminal, a switch group coupled to the upper-side capacitor group and the lower-side capacitor group and controlled as a conduction state and a non-conduction state in accordance with the digital input signal, and an adjusting capacitor coupled to the lower-side common terminal and having a variable capacitance value.Type: ApplicationFiled: August 12, 2009Publication date: February 18, 2010Applicant: FUJITSU LIMITEDInventor: Sanroku Tsukamoto
-
Publication number: 20090309777Abstract: An analog signal processing device including a voltage selector selecting a given comparison reference voltage from plural comparison reference voltages, an arithmetic unit arithmetically processing the given comparison reference voltage and an analog input signal, a comparator which has at least one or more judgment points for the plural comparison reference voltages and to which an output of the arithmetic unit is inputted, and a coupling controller controlling connections between the arithmetic unit and the comparator, wherein the arithmetic unit comprises correctable first signal processors, and the number of the first signal processors is more than is necessary for the plural comparison reference voltages by M or larger, and when a set of N of first signal processors are in a correction operation, the coupling controller connects first signal processors which are not in the correction operation in the arithmetic unit to the comparator.Type: ApplicationFiled: August 20, 2009Publication date: December 17, 2009Applicant: FUJITSU LIMITEDInventor: Sanroku TSUKAMOTO
-
Patent number: 6703951Abstract: A high speed A/D converter includes a series of encoder sections for converting a thermometer code to a gray code and an error signal production section for detecting a babble error in the gray code and generating an error signal indicating such a babble error. An error correction section corrects babble errors in the gray code in response to the error signal. The corrected gray code is then converted to a binary code with a gray code to binary code converter. When the high speed A/D converter is incorporated in a semiconductor device, the A/D converter may be tested using a sampling clock having a phase which varies successively with respect to the input analog signal to sample the analog signal, and then evaluating the corresponding generated digital signal.Type: GrantFiled: July 18, 2001Date of Patent: March 9, 2004Assignee: Fujitsu LimitedInventor: Sanroku Tsukamoto
-
Patent number: 6653956Abstract: A high speed A/D converter includes a series of encoder sections for converting a thermometer code to a gray code and an error signal production section for detecting a babble error in the gray code and generating an error signal indicating such a babble error. An error correction section corrects babble errors in the gray code in response to the error signal. The corrected gray code is then converted to a binary code with a gray code to binary code converter. When the high speed A/D converter is incorporated in a semiconductor device, the A/D converter may be tested using a sampling clock having a phase which varies successively with respect to the input analog signal to sample the analog signal, and then evaluating the corresponding generated digital signal.Type: GrantFiled: July 18, 2001Date of Patent: November 25, 2003Assignee: Fujitsu LimitedInventor: Sanroku Tsukamoto
-
Patent number: 6504500Abstract: An A/D converter includes a bit cell for converting an analog input signal to a single-bit digital signal. The bit cell includes an operational circuit for performing at least one of a first operation (Vin−VRH)+(Vin−VRL) and a second operation (VRH−Vin)+(VRL−Vin), where VRH is a high potential reference voltage, VRL is a low potential reference voltage and Vin is the analog input signal.Type: GrantFiled: November 15, 2000Date of Patent: January 7, 2003Assignee: Fujitsu LimitedInventor: Sanroku Tsukamoto
-
Patent number: 6480132Abstract: An A/D converter comprises: a differential amplifier row for amplifying differential voltages between an analog input voltage and reference voltages; a first sample/hold circuit row for sampling/holding the individual differential voltages amplified; a second sample/hold circuit having a pair of second and third sample/hold circuits connected in parallel to each output of the first sample/hold circuit row, thereby performing alternate sampling; a plurality of comparators for determining whether the individual differential voltages held by the first sample/hold circuit row are positive or negative; and an encoder for outputting digital code corresponding to the outputs of the comparators.Type: GrantFiled: November 14, 2001Date of Patent: November 12, 2002Assignee: Fujitsu LimitedInventors: Masato Yoshioka, Sanroku Tsukamoto
-
Publication number: 20020158789Abstract: An A/D converter comprises: a differential amplifier row for amplifying differential voltages between an analog input voltage and reference voltages; a first sample/hold circuit row for sampling/holding the individual differential voltages amplified; a second sample/hold circuit having a pair of second and third sample/hold circuits connected in parallel to each output of the first sample/hold circuit row, thereby performing alternate sampling; a plurality of comparators for determining whether the individual differential voltages held by the first sample/hold circuit row are positive or negative; and an encoder for outputting digital code corresponding to the outputs of the comparators.Type: ApplicationFiled: November 14, 2001Publication date: October 31, 2002Applicant: FUJITSU LIMITEDInventors: Masato Yoshioka, Sanroku Tsukamoto
-
Patent number: 6473020Abstract: In a D/A conversion apparatus capable of achieving high accuracy formation of output voltage of an analog signal, when data D7 through D0 of 8 bits are inputted to a decoder 4, by a control signal from the decoder 4, a pair of switches connected to both ends of predetermined resistor R0 are selected from respective switches S0A through S255A, S0B through S255B of respective switch groups 3A, 3B of a voltage selecting circuit 3 and simultaneously operated to make ON and the other respective switches are operated to make OFF. Further, voltage across both sides of resistor R0 of a voltage generating circuit 2 connected with the pair of switches operated to make ON is inputted to a differential amplifier 5 and average voltage of the voltage across the both ends of the resistor R0 connected with the switches operated to make ON is outputted from an output terminal 6 as an analog signal.Type: GrantFiled: March 22, 2001Date of Patent: October 29, 2002Assignee: Fujitsu LimitedInventor: Sanroku Tsukamoto
-
Publication number: 20020050938Abstract: In a D/A conversion apparatus capable of achieving high accuracy formation of output voltage of an analog signal, when data D7 through D0 of 8 bits are inputted to a decoder 4, by a control signal from the decoder 4, a pair of switches connected to both ends of predetermined resistor R0 are selected from respective switches S0A through S255A, S0B through S255B of respective switch groups 3A, 3B of a voltage selecting circuit 3 and simultaneously operated to make ON and the other respective switches are operated to make OFF. Further, voltage across both sides of resistor R0 of a voltage generating circuit 2 connected with the pair of switches operated to make ON is inputted to a differential amplifier 5 and average voltage of the voltage across the both ends of the resistor R0 connected with the switches operated to make ON is outputted from an output terminal 6 as an analog signal.Type: ApplicationFiled: March 22, 2001Publication date: May 2, 2002Applicant: FUJITSU LIMITEDInventor: Sanroku Tsukamoto
-
Publication number: 20020044077Abstract: A high speed A/D converter includes a series of encoder sections for converting a thermometer code to a gray code and an error signal production section for detecting a babble error in the gray code and generating an error signal indicating such a babble error. An error correction section corrects babble errors in the gray code in response to the error signal. The corrected gray code is then converted to a binary code with a gray code to binary code converter. When the high speed A/D converter is incorporated in a semiconductor device, the A/D converter may be tested using a sampling clock having a phase which varies successively with respect to the input analog signal to sample the analog signal, and then evaluating the corresponding generated digital signal.Type: ApplicationFiled: July 18, 2001Publication date: April 18, 2002Applicant: Fujitsu LimitedInventor: Sanroku Tsukamoto
-
Publication number: 20010043150Abstract: A high speed A/D converter includes a series of encoder sections for converting a thermometer code to a gray code and an error signal production section for detecting a babble error in the gray code and generating an error signal indicating such a babble error. An error correction section corrects babble errors in the gray code in response to the error signal. The corrected gray code is then converted to a binary code with a gray code to binary code converter. When the high speed A/D converter is incorporated in a semiconductor device, the A/D converter may be tested using a sampling clock having a phase which varies successively with respect to the input analog signal to sample the analog signal, and then evaluating the corresponding generated digital signal.Type: ApplicationFiled: July 18, 2001Publication date: November 22, 2001Applicant: Fujitsu LimitedInventor: Sanroku Tsukamoto
-
Patent number: 6310572Abstract: A series to parallel A/D type converter converts an analog input signal to a digital output signal. The A/D converter has an upper rank comparator which performs A/D conversion of upper order bits and a lower rank comparator which performs A/D conversion of lower order bits. An input control circuit receives the analog input signal and generates a first input signal which is provided to the upper rank comparator and generates a second input signal which is provided to the lower rank comparator. Both the upper and lower rank comparators receive the respective first and second input signal from the input control circuit and compare the respective input signals with predetermined reference voltages to generate a digital output signal.Type: GrantFiled: October 15, 1999Date of Patent: October 30, 2001Assignee: Fujitsu LimitedInventors: Toshiaki Endo, Sanroku Tsukamoto
-
Patent number: 6298459Abstract: A high speed A/D converter includes a series of encoder sections for converting a thermometer code to a gray code and an error signal production section for detecting a babble error in the gray code and generating an error signal indicating such a babble error. An error correction section corrects babble errors in the gray code in response to the error signal. The corrected gray code is then converted to a binary code with a gray code to binary code converter. When the high speed A/D converter is incorporated in a semiconductor device, the A/D converter may be tested using a sampling clock having a phase which varies successively with respect to the input analog signal to sample the analog signal, and then evaluating the corresponding generated digital signal.Type: GrantFiled: March 4, 1998Date of Patent: October 2, 2001Assignee: Fujitsu LimitedInventor: Sanroku Tsukamoto
-
Patent number: 6288665Abstract: An encoder for an A/D converter includes a plurality of ROM cells connected between bit lines and word lines. Each of the ROM cells is responsive to a word line select signal supplied to a word line associated with each of the ROM cells for supplying a digital output signal according to the word line select signal to a bit line associated with each of the ROM cells. A logic processor is coupled to one of the bit lines and to two of the word lines used to select a ROM cell connected to the bit line. The logic processor produces an output signal indicative of a selection of the ROM cell connected to the bit line, based on word line select signals supplied on the two word lines.Type: GrantFiled: May 9, 2000Date of Patent: September 11, 2001Assignee: Fujitsu LimitedInventors: Sanroku Tsukamoto, Ian Dedic, Kuniyoshi Kamei, Toshiaki Endo, Masaru Sawada, Hiroko Murakami
-
Patent number: 6288668Abstract: An encoder for an A/D converter includes a plurality of ROM cells connected between bit lines and word lines. Each of the ROM cells is responsive to a word line select signal supplied to a word line associated with each of the ROM cells for supplying a digital output signal according to the word line select signal to a bit line associated with each of the ROM cells. A logic processor is coupled to one of the bit lines and to two of the word lines used to select a ROM cell connected to the bit line. The logic processor produces an output signal indicative of a selection of the ROM cell connected to the bit line, based on word line select signals supplied on the two word lines.Type: GrantFiled: February 21, 1996Date of Patent: September 11, 2001Assignee: Fujitsu LimitedInventors: Sanroku Tsukamoto, Ian Dedic, Kuniyoshi Kamei, Toshiaki Endo, Masaru Sawada, Hiroko Murakami
-
Patent number: 6218975Abstract: An interleaved auto-zero analog-to-digital converter includes chopper comparators for comparing an analog input signal to predetermined voltage values. An additional chopper comparator is included for performing the comparison function of a chopper comparator undergoing an auto zero operation.Type: GrantFiled: March 24, 1998Date of Patent: April 17, 2001Assignee: Fujitsu LimitedInventors: Sanroku Tsukamoto, Katsumi Andou
-
Patent number: 6046694Abstract: An encoder for an A/D converter includes a plurality of ROM cells connected between bit lines and word lines. Each of the ROM cells is responsive to a word line select signal supplied to a word line associated with each of the ROM cells for supplying a digital output signal according to the word line select signal to a bit line associated with each of the ROM cells. A logic processor is coupled to one of the bit lines and to two of the word lines used to select a ROM cell connected to the bit line. The logic processor produces an output signal indicative of a selection of the ROM cell connected to the bit line, based on word line select signals supplied on the two word lines.Type: GrantFiled: February 21, 1996Date of Patent: April 4, 2000Assignee: Fujitsu LimitedInventors: Sanroku Tsukamoto, Ian Dedic, Kuniyoshi Kamei, Toshiaki Endo, Masaru Sawada, Hiroko Murakami