Patents by Inventor Satheesh Chellappan
Satheesh Chellappan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190018802Abstract: In one example a Universal Serial Bus (USB) controller comprises at least one memory register to store one or more enumeration parameters for a USB connection with the USB controller and logic, at least partially including hardware logic, to detect a USB connection with a remote device via the USB connection, retrieve one or more connection enumeration parameters for the USB connection from the at least one memory register on the USB host controller, and implement a connection enumeration process using the one or more connection enumeration parameters retrieved from the memory register on the USB controller. Other examples may be described.Type: ApplicationFiled: April 17, 2018Publication date: January 17, 2019Applicant: Intel CorporationInventors: SATHEESH CHELLAPPAN, KISHORE KASICHAINULA, LAY CHENG ONG, CHEE LIM POON, HARISH G. KAMAT
-
Patent number: 10181975Abstract: An override subsystem on the host side of a serial data link between the host and a peripheral detects and diagnoses link errors by comparing the states of the port's link-layer component and physical layer. An override controller accesses a data-store containing stored policies for responding to particular errors. After selecting the appropriate policy, the override controller takes control of the physical layer, the link-layer component, or both, reconfigures them according to the policy to correct the errors, and returns control of the physical layer to the host controller and link-layer component. As well as error recovery, the override subsystem may be used by applications or drivers to asynchronously manage power consumed by the link.Type: GrantFiled: September 4, 2015Date of Patent: January 15, 2019Assignee: Intel CorporationInventor: Satheesh Chellappan
-
Patent number: 10176132Abstract: In a system where multiple controllers share a link interface but are not all (1) compatible with the same configuration of the physical layer or (2) using the same clocking, a configuration arbitration subsystem intercepts, organizes, and re-clocks configuration-access requests from the various controller agents. Priorities are assigned according to stored policies. The configuration arbiter grants configuration access to the top-priority agent, synchronizing the agent's message with the arbiter's clock. Lower-priority agents' messages are stored in command queues until they ascend to top priority. Besides preventing timing conflicts and streamlining the coordination of clocks, the configuration arbiter may provide access to physical-layer registers beyond the controllers' built-in capabilities to further optimize configuration.Type: GrantFiled: December 26, 2015Date of Patent: January 8, 2019Assignee: Intel CorporationInventors: Satheesh Chellappan, Chunyu Zhang
-
Patent number: 10139445Abstract: A technical solution for improving test times and costs associated with IC production includes a central test engine (CTE) functional test block integrated onto an IC. The CTE functions as a hardware abstraction layer (HAL), and provides testing capabilities by transferring a large test data file to a device under test and performing a closed-loop monitoring of receipt of the expected test data results. The CTE also reduces the number of external interfaces and interface controllers used during testing. The reduction in external interfaces reduces the size of the IC, which enables smaller and more efficient IC manufacturing, and may be used to improve small form-factor high-volume manufacturing (HVM). This reduction in IO pins also enables significant reduction in IO resources (e.g., IO drivers) within the IC, and reduces or eliminates IO test hardware dependencies.Type: GrantFiled: September 30, 2016Date of Patent: November 27, 2018Assignee: Intel CorporationInventors: Chin Keat Teoh, Satheesh Chellappan, Lay Cheng Ong, Terrence Huat Hin Tan
-
Patent number: 10127162Abstract: Described is a host interface, a device interface, a downstream translation circuitry, an upstream translation circuitry, and a host line-state state machine. The host interface may comprise a host line-state output. The device interface may comprise a device line-state output. The downstream translation circuitry may be operable to process a transaction received on the host interface and to generate a transaction for the device interface. The upstream translation circuitry may be operable to process a transaction received on the device interface and to generate a transaction for the host interface. The host line-state state machine may be operable to set the host line-state output to a value that is one of: an SE0-state value, a J-state value, or a K-state value.Type: GrantFiled: June 29, 2016Date of Patent: November 13, 2018Assignee: Intel CorporationInventors: Suketu U. Bhatt, Lakshminarayana Pappu, Satheesh Chellappan
-
Publication number: 20180285310Abstract: Techniques and mechanisms to modify packet information in support of on-chip test functionality. In an embodiment, an integrated circuit (IC) chip includes a protocol stack to receive and process packetized information—e.g., where the processing of at least one isochronous timestamp packet (ITP) includes circuitry of the protocol stack replacing non-deterministic data of the ITP with substitute information. A deterministic nature of the substitute information enables the subsequent generation of corresponding signature information which can be used in an evaluation of circuit performance. In another embodiment, the ITP packet is modified at a transaction layer of the protocol stack, and the signature information is determined with an accumulator circuit which is part of another layer of the protocol stack.Type: ApplicationFiled: March 31, 2017Publication date: October 4, 2018Inventors: Lakshminarayana PAPPU, Suketu BHATT, Satheesh CHELLAPPAN
-
Publication number: 20180188321Abstract: Techniques and mechanisms for providing on-chip link control functionality to facilitate emulation of a communication. In an embodiment, an integrated circuit (IC) chip includes a physical layer (PHY) which supports communication compatible with a high-speed serial interface standard. A link controller of the IC chip is coupled between the PHY and an interconnect architecture which variously couples a host and other resources of the IC chip to each other. A test controller of the IC chip signals a test mode to implement a loopback path of the link controller in lieu of one or more functional paths for communication with the PHY. In another embodiment, signal output by the loopback path emulate a communication from a resource other than the test controller.Type: ApplicationFiled: December 29, 2016Publication date: July 5, 2018Inventors: Lakshminarayana Pappu, Suketu U. Bhatt, Satheesh Chellappan
-
Publication number: 20180181371Abstract: In one embodiment, an apparatus comprises an input output controller. The input output controller is configured to establish a connection between a host computing device and an external device. The input output controller is further configured to determine that the external device is operating using a slower data transmission speed than the input output controller. The input output controller is further configured to throttle data received from the external device.Type: ApplicationFiled: December 28, 2016Publication date: June 28, 2018Applicant: Intel CorporationInventors: Satheesh Chellappan, Hardik Shah
-
Publication number: 20180096736Abstract: A technical solution for improving test times and costs associated with IC production includes a central test engine (CTE) functional test block integrated onto an IC. The CTE functions as a hardware abstraction layer (HAL), and provides testing capabilities by transferring a large test data file to a device under test and performing a closed-loop monitoring of receipt of the expected test data results. The CTE also reduces the number of external interfaces and interface controllers used during testing. The reduction in external interfaces reduces the size of the IC, which enables smaller and more efficient IC manufacturing, and may be used to improve small form-factor high-volume manufacturing (HVM). This reduction in IO pins also enables significant reduction in IO resources (e.g., IO drivers) within the IC, and reduces or eliminates IO test hardware dependencies.Type: ApplicationFiled: September 30, 2016Publication date: April 5, 2018Inventors: Chin Keat Teoh, Satheesh Chellappan, Lay Cheng Ong, Terrence Huat Hin Tan
-
Patent number: 9904650Abstract: An interface for low power, high bandwidth communications between units in a device in provided herein. The interface comprises a USB 3.0 system interface and a SuperSpeed inter-chip (SSIC) protocol adaptor configured to facilitate communications between the USB3.0 system interface and an M-PHY interface, wherein the SSIC is configured to issue remote register access protocol (RRAP) commands through a local M-PHY to a remote M-PHY in a low speed burst mode.Type: GrantFiled: April 3, 2015Date of Patent: February 27, 2018Assignee: Intel CorporationInventors: Karthi R. Vadivelu, Sridharan Ranganathan, Anoop Mukker, Satheesh Chellappan
-
Publication number: 20180004685Abstract: Described is a host interface, a device interface, a downstream translation circuitry, an upstream translation circuitry, and a host line-state state machine. The host interface may comprise a host line-state output. The device interface may comprise a device line-state output. The downstream translation circuitry may be operable to process a transaction received on the host interface and to generate a transaction for the device interface. The upstream translation circuitry may be operable to process a transaction received on the device interface and to generate a transaction for the host interface. The host line-state state machine may be operable to set the host line-state output to a value that is one of: an SE0-state value, a J-state value, or a K-state value.Type: ApplicationFiled: June 29, 2016Publication date: January 4, 2018Inventors: Suketu U. Bhatt, Lakshminarayana Pappu, Satheesh Chellappan
-
Publication number: 20170286357Abstract: In one embodiment, an apparatus comprises: a controller to communicate data having a format according to a first communication protocol, the controller comprising a Mobile Industry Processor Interface (MIPI)-compatible controller; an interface circuit coupled to the controller to receive the data, convert the data and communicate the converted data to a physical unit of a second communication protocol, the converted data having a format according to the second communication protocol; and the physical unit coupled to the interface circuit to receive and serialize the converted data and output the serialized converted data to a destination. Other embodiments are described and claimed.Type: ApplicationFiled: March 30, 2016Publication date: October 5, 2017Inventors: Satheesh Chellappan, Anoop Mukker, Bharat Daga, David W. Vogel
-
Patent number: 9697168Abstract: Techniques and mechanisms to provide common interface logic for multiple protocol engines to access physical layer circuitry at different times. In an embodiment, a state machine of an interface device is to participate in exchanges with physical layer resources on behalf of any of various protocol engines coupled to the interface device via different respective interfaces. Based on state transitions by the state machine, circuitry corresponding to a particular one of such interfaces may selectively send a clock signal for operation of a port controller attempting to access the physical layer circuitry. In some embodiments, multiple interface devices are configured to provide an hierarchical interface architecture for more than two port controllers that variously support at least two protocols.Type: GrantFiled: March 25, 2015Date of Patent: July 4, 2017Assignee: Intel CorporationInventors: Sridharan Ranganathan, Satheesh Chellappan
-
Publication number: 20170185550Abstract: In a system where multiple controllers share a link interface but are not all (1) compatible with the same configuration of the physical layer or (2) using the same clocking, a configuration arbitration subsystem intercepts, organizes, and re-clocks configuration-access requests from the various controller agents. Priorities are assigned according to stored policies. The configuration arbiter grants configuration access to the top-priority agent, synchronizing the agent's message with the arbiter's clock. Lower-priority agents' messages are stored in command queues until they ascend to top priority. Besides preventing timing conflicts and streamlining the coordination of clocks, the configuration arbiter may provide access to physical-layer registers beyond the controllers' built-in capabilities to further optimize configuration.Type: ApplicationFiled: December 26, 2015Publication date: June 29, 2017Inventors: Satheesh Chellappan, Chunyu Zhang
-
Publication number: 20170176534Abstract: Logic controlling a local link interface enables in-band self-testing of the local link interface, the connected link interface of a remote device, and the link connecting the two. Logic configures a loopback in the remote device using an in-band protocol such as MIPI. The loopback may include all the link lanes or only a selected subset. The logic then isolates the local physical layer from upstream components and causes one or more test patterns to be sent through the local link interface and through the link to the loopback. The signals returning to the local link interface from the loopback are collected and compared with the original test patterns by an on-board checker in the link interface. The results, or a metric such as BER derived from the results, can then be accessed without requiring a custom dedicated test port.Type: ApplicationFiled: December 18, 2015Publication date: June 22, 2017Inventors: Satheesh Chellappan, Sridharan Ranganathan
-
Publication number: 20170070381Abstract: An override subsystem on the host side of a serial data link between the host and a peripheral detects and diagnoses link errors by comparing the states of the port's link-layer component and physical layer. An override controller accesses a data-store containing stored policies for responding to particular errors. After selecting the appropriate policy, the override controller takes control of the physical layer, the link-layer component, or both, reconfigures them according to the policy to correct the errors, and returns control of the physical layer to the host controller and link-layer component. As well as error recovery, the override subsystem may be used by applications or drivers to asynchronously manage power consumed by the link.Type: ApplicationFiled: September 4, 2015Publication date: March 9, 2017Inventor: Satheesh Chellappan
-
Publication number: 20160283434Abstract: Techniques and mechanisms to provide common interface logic for multiple protocol engines to access physical layer circuitry at different times. In an embodiment, a state machine of an interface device is to participate in exchanges with physical layer resources on behalf of any of various protocol engines coupled to the interface device via different respective interfaces. Based on state transitions by the state machine, circuitry corresponding to a particular one of such interfaces may selectively send a clock signal for operation of a port controller attempting to access the physical layer circuitry. In some embodiments, multiple interface devices are configured to provide an hierarchical interface architecture for more than two port controllers that variously support at least two protocols.Type: ApplicationFiled: March 25, 2015Publication date: September 29, 2016Inventors: Sridharan Ranganathan, Satheesh Chellappan
-
Patent number: 9280510Abstract: An interface for low power, high bandwidth communications between units in a device in provided herein. The interface comprises a USB 3.0 system interface and a SuperSpeed inter-chip (SSIC) protocol adaptor configured to facilitate communications between the USB 3.0 system interface and an M-PHY interface.Type: GrantFiled: January 20, 2015Date of Patent: March 8, 2016Assignee: Intel CorporationInventors: Sridharan Ranganathan, David J. Harriman, Anoop Mukker, Satheesh Chellappan, Karthi R. Vadivelu, Shalini Sharma, Zeeshan Sarwar
-
Publication number: 20150212969Abstract: An interface for low power, high bandwidth communications between units in a device in provided herein. The interface comprises a USB 3.0 system interface and a SuperSpeed inter-chip (SSIC) protocol adaptor configured to facilitate communications between the USB3.0 system interface and an M-PHY interface, wherein the SSIC is configured to issue remote register access protocol (RRAP) commands through a local M-PHY to a remote M-PHY in a low speed burst mode.Type: ApplicationFiled: April 3, 2015Publication date: July 30, 2015Applicant: Intel CorporationInventors: Karthi R. Vadivelu, SRIDHARAN RANGANATHAN, ANOOP MUKKER, SATHEESH CHELLAPPAN
-
Patent number: 9092367Abstract: An interface for low power, high bandwidth communications between units in a device in provided herein. The interface comprises a USB 3.0 system interface and a SuperSpeed inter-chip (SSIC) protocol adaptor configured to facilitate communications between the USB 3.0 system interface and an M-PHY interface, wherein the SSIC is configured to issue remote register access protocol (RRAP) commands through a local M-PHY to a remote M-PHY in a low speed burst mode.Type: GrantFiled: May 2, 2012Date of Patent: July 28, 2015Assignee: Intel CorporationInventors: Karthi R. Vadivelu, Sridharan Ranganathan, Anoop Mukker, Satheesh Chellappan