Patents by Inventor Satoshi Inaba
Satoshi Inaba has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8405159Abstract: In accordance with an embodiment, a semiconductor device includes an SRAM cell on a substrate. The SRAM cell includes: first and second load transistors each having an n-type source region and a p-type drain region, first and second driver transistors each having a p-type source region and an n-type drain region, and first and second transfer transistors each having an n-type source region and a n-type drain region. The n-type source regions of the first and second load transistors, the n-type drain regions of the first and second driver transistors, and the n-type source regions and the n-type drain regions of the first and second transfer transistors are located in a region other than a region present between any two of the p-type drain regions of the first and second load transistors and the p-type source regions of the first and second driver transistors.Type: GrantFiled: September 16, 2011Date of Patent: March 26, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kanna Adachi, Shigeru Kawanaka, Satoshi Inaba
-
Patent number: 8368148Abstract: A semiconductor device according to an aspect of the invention comprises an n-type FinFET which is provided on a semiconductor substrate and which includes a first fin, a first gate electrode crossing a channel region of the first fin via a gate insulating film in three dimensions, and contact regions provided at both end of the first fin, a p-type FinFET which is provided on the semiconductor substrate and which includes a second fin, a second gate electrode crossing a channel region of the second fin via a gate insulating film in three dimensions, and contact regions provided at both end of the second fin, wherein the n- and the p-type FinFET constitute an inverter circuit, and the fin width of the contact region of the p-type FinFET is greater than the fin width of the channel region of the n-type FinFET.Type: GrantFiled: July 5, 2011Date of Patent: February 5, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba
-
Patent number: 8338889Abstract: The disclosure concerns a method of manufacturing a semiconductor device including forming a plurality of fins made of a semiconductor material on an insulating layer; forming a gate insulating film on side surfaces of the plurality of fins; and forming a gate electrode on the gate insulating film in such a manner that a compressive stress is applied to a side surface of a first fin which is used in an NMOSFET among the plurality of fins in a direction perpendicular to the side surface and a tensile stress is applied to a side surface of a second fin which is used in a PMOSFET among the plurality of fins in a direction perpendicular to the side surface.Type: GrantFiled: September 21, 2011Date of Patent: December 25, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Akio Kaneko, Atsushi Yagishita, Satoshi Inaba
-
Publication number: 20120319164Abstract: According to one embodiment, a semiconductor device that has a rectification element includes a semiconductor substrate, a first well region of a first conductivity type formed on the semiconductor substrate, a second well region of a second conductivity type formed on the semiconductor substrate, and a plurality of fins arranged over the first well region and the second well region at a first pitch in the same direction. In the semiconductor device, the rectification element includes a cathode region, an anode region, a well contact region, and a trigger region that are configured using fins. These regions are connected to each wiring portion to form a PNP-type bipolar transistor and an NPN-type bipolar transistor.Type: ApplicationFiled: February 2, 2012Publication date: December 20, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Satoshi INABA
-
Patent number: 8329592Abstract: A method of fabricating a semiconductor device according to one embodiment includes: forming a mask material on a semiconductor substrate comprising first and second regions; forming a pattern of a core on the mask material in the first region; forming a sidewall spacer mask on a side surfaces of the core pattern and subsequently removing the core pattern; transferring a pattern of the sidewall spacer mask to the mask material in the first region after removing the core; and thereafter, carrying out trimming of the pattern of the sidewall spacer mask which is transferred to the mask material in the first region, and formation of a predetermined pattern on the mask material in the second region, simultaneously.Type: GrantFiled: September 9, 2009Date of Patent: December 11, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba
-
Publication number: 20120224438Abstract: According to one embodiment, a fin formed on a semiconductor substrate, a gate electrode provided on both sides of the fin via a gate dielectric film, a depletion layer that forms a potential barrier, which confines a hole in a body region between channel regions of the fin, in the fin, and a source/drain layer formed in the fin to sandwich the gate electrode are included.Type: ApplicationFiled: February 21, 2012Publication date: September 6, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Satoshi INABA
-
Publication number: 20120224419Abstract: A semiconductor storage device according to an embodiment includes wells in a semiconductor substrate, fins formed on the wells, gate electrodes provided on one side and another opposite side of each fin via a gate insulating film to form a channel region in the fin, impurity-diffused layers that each form a potential barrier that confines holes in a body region within the channel region, and source/drain layers each formed at the fin such that the channel region is sandwiched between the source layer and the drain layer. At the time of writing of data ‘1’, a gate voltage is set to a negative potential, a well bias voltage is set to a positive potential, and a drain voltage is set to a positive potential.Type: ApplicationFiled: February 27, 2012Publication date: September 6, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Satoshi INABA
-
Publication number: 20120193722Abstract: According to one embodiment, a semiconductor device includes N fins made of a semiconductor material aligned in parallel with each other; a first gate electrode formed on both side surfaces of each of the N fins to cross the fins; and a second gate electrode formed in parallel with the first gate electrode on both side surfaces of the N fins to cross the fins, and having a larger gate length than a gate length of the first gate electrode, wherein number of fins formed with contacts of source/drain layers of first field-effect transistors having the first gate electrode is larger than number of fins formed with contacts of source/drain layers of second field-effect transistors having the second gate electrode.Type: ApplicationFiled: April 5, 2012Publication date: August 2, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Satoshi INABA
-
Patent number: 8169009Abstract: A semiconductor device includes N fins made of semiconductor regions aligned in parallel with each other in the top view plain, a gate electrode formed on both side surfaces of each of the N fins to cross the fins, source/drain layers formed in each of the N fins by sandwiching the gate electrode, a first wiring connected to one of the source/drain layers via a first contact formed in each of M fins, and a second wiring connected to the other one of the source/drain layers via a second contact formed in each of K fins.Type: GrantFiled: June 30, 2009Date of Patent: May 1, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba
-
Publication number: 20120099363Abstract: According to one embodiment, a resistance change type memory includes a first bit line extending in a first direction, a first word line extending in a second direction, a first bipolar transistor which is a first drive type and has a first emitter, a first base, and a first collector, a second bipolar transistor which is a second drive type different from the first drive type and has a second emitter, a second base, and a second collector, and a first memory element which has first and second terminals and in which a change in resistance state thereof is associated with data. The first terminal is connected to the first and second emitters, the second terminal is connected to the first bit line, and the first and second bases are connected to the first word line.Type: ApplicationFiled: September 19, 2011Publication date: April 26, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Satoshi Inaba
-
Publication number: 20120091537Abstract: In accordance with an embodiment, a semiconductor device includes an SRAM cell on a substrate. The SRAM cell includes: first and second load transistors each having an n-type source region and a p-type drain region, first and second driver transistors each having a p-type source region and an n-type drain region, and first and second transfer transistors each having an n-type source region and a n-type drain region. The n-type source regions of the first and second load transistors, the n-type drain regions of the first and second driver transistors, and the n-type source regions and the n-type drain regions of the first and second transfer transistors are located in a region other than a region present between any two of the p-type drain regions of the first and second load transistors and the p-type source regions of the first and second driver transistors.Type: ApplicationFiled: September 16, 2011Publication date: April 19, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kanna Adachi, Shigeru Kawanaka, Satoshi Inaba
-
Patent number: 8129798Abstract: A semiconductor device includes a circuit comprising a first transistor in a first Fin; a power supply circuit in a second Fin, the power supply circuit comprising a second transistor connected between the circuit and a power supply line; and a substrate contact electrically connected to the semiconductor substrate and configured to apply a substrate voltage to a substrate, wherein a width of the first Fin in a cross-section of the first Fin perpendicular to a channel length direction of the first transistor is equal to or smaller than a twofold of a largest depletion layer width of a depletion layer formed in a channel part of the first transistor, and a width of the second Fin in a cross-section of the second Fin perpendicular to a channel length direction of the second transistor is larger than a twofold of a largest depletion layer width of a depletion layer in a channel of the second transistor.Type: GrantFiled: December 3, 2009Date of Patent: March 6, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba
-
Publication number: 20120012935Abstract: The disclosure concerns a method of manufacturing a semiconductor device including forming a plurality of fins made of a semiconductor material on an insulating layer; forming a gate insulating film on side surfaces of the plurality of fins; and forming a gate electrode on the gate insulating film in such a manner that a compressive stress is applied to a side surface of a first fin which is used in an NMOSFET among the plurality of fins in a direction perpendicular to the side surface and a tensile stress is applied to a side surface of a second fin which is used in a PMOSFET among the plurality of fins in a direction perpendicular to the side surface.Type: ApplicationFiled: September 21, 2011Publication date: January 19, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Akio Kaneko, Atsushi Yagishita, Satoshi Inaba
-
Publication number: 20120009744Abstract: A semiconductor substrate according to an embodiment includes: a first semiconductor wafer having a first crystal; and a second semiconductor wafer formed of a second crystal substantially same as the first crystal on the first semiconductor wafer, a crystal-axis direction of unit cell thereof being twisted at a predetermined angle around a direction vertical to a principal surface of the second semiconductor wafer from that of the first semiconductor wafer.Type: ApplicationFiled: September 22, 2011Publication date: January 12, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Satoshi INABA
-
Patent number: 8053292Abstract: The disclosure concerns a method of manufacturing a semiconductor device including forming a plurality of fins made of a semiconductor material on an insulating layer; forming a gate insulating film on side surfaces of the plurality of fins; and forming a gate electrode on the gate insulating film in such a manner that a compressive stress is applied to a side surface of a first fin which is used in an NMOSFET among the plurality of fins in a direction perpendicular to the side surface and a tensile stress is applied to a side surface of a second fin which is used in a PMOSFET among the plurality of fins in a direction perpendicular to the side surface.Type: GrantFiled: August 4, 2010Date of Patent: November 8, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Akio Kaneko, Atsushi Yagishita, Satoshi Inaba
-
Publication number: 20110260253Abstract: A semiconductor device according to an aspect of the invention comprises an n-type FinFET which is provided on a semiconductor substrate and which includes a first fin, a first gate electrode crossing a channel region of the first fin via a gate insulating film in three dimensions, and contact regions provided at both end of the first fin, a p-type FinFET which is provided on the semiconductor substrate and which includes a second fin, a second gate electrode crossing a channel region of the second fin via a gate insulating film in three dimensions, and contact regions provided at both end of the second fin, wherein the n- and the p-type FinFET constitute an inverter circuit, and the fin width of the contact region of the p-type FinFET is greater than the fin width of the channel region of the n-type FinFET.Type: ApplicationFiled: July 5, 2011Publication date: October 27, 2011Inventor: Satoshi INABA
-
Patent number: 8039843Abstract: A semiconductor substrate according to an embodiment includes: a first semiconductor wafer having a first crystal; and a second semiconductor wafer formed of a second crystal substantially same as the first crystal on the first semiconductor wafer, a crystal-axis direction of unit cell thereof being twisted at a predetermined angle around a direction vertical to a principal surface of the second semiconductor wafer from that of the first semiconductor wafer.Type: GrantFiled: August 15, 2008Date of Patent: October 18, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba
-
Patent number: 8035170Abstract: A semiconductor device according to an embodiment of the invention includes: a semiconductor substrate; device regions formed on the semiconductor substrate, the device regions having a length direction in a predetermined direction; a plurality of transistors having gate electrodes, respectively, the gate electrodes extending in a direction approximately perpendicular to the predetermined direction, the plurality of transistors having a source/drain region and a channel region having a channel direction approximately parallel to the predetermined direction in the device region; a plurality of SRAM cells disposed in an array, each of the plurality of SRAM cells including the plurality of transistors; and a dummy region made of the substantially same material as that of the device regions, the dummy region being formed between the outermost device regions of the SRAM cells adjacent to each other in the direction approximately perpendicular to the predetermined direction, the dummy region having a length directiType: GrantFiled: November 25, 2008Date of Patent: October 11, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba
-
Publication number: 20110220778Abstract: According to one embodiments, a transparent reference electrode is provided to be sandwiched between a red-detecting photoelectric conversion film and a green-detecting photoelectric conversion film, a first transparent driving electrode is provided to face the transparent reference electrode with the green-detecting photoelectric conversion film therebetween, a second transparent driving electrode is provided to face the transparent reference electrode with the red-detecting photoelectric conversion film therebetween, and a blue-detecting photoelectric conversion film is provided below the red-detecting photoelectric conversion film and performs blue detection.Type: ApplicationFiled: March 2, 2011Publication date: September 15, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Satoshi Inaba
-
Patent number: 7994583Abstract: A semiconductor device according to an aspect of the invention comprises an n-type FinFET which is provided on a semiconductor substrate and which includes a first fin, a first gate electrode crossing a channel region of the first fin via a gate insulating film in three dimensions, and contact regions provided at both end of the first fin, a p-type FinFET which is provided on the semiconductor substrate and which includes a second fin, a second gate electrode crossing a channel region of the second fin via a gate insulating film in three dimensions, and contact regions provided at both end of the second fin, wherein the n- and the p-type FinFET constitute an inverter circuit, and the fin width of the contact region of the p-type FinFET is greater than the fin width of the channel region of the n-type FinFET.Type: GrantFiled: May 12, 2008Date of Patent: August 9, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba